Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data framing
Reexamination Certificate
2001-02-04
2004-12-14
Alam, Hosain (Department: 2155)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data framing
C709S249000, C709S250000, C370S394000, C370S400000, C370S474000
Reexamination Certificate
active
06832261
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to computer and networking architectures and systems, including packet switching systems, routers, computers and other devices; and more particularly, the invention relates to distributed resequencing and reassembly of subdivided packets using multiple resequencing and reassembly components.
BACKGROUND OF THE INVENTION
The communications industry is rapidly changing to adjust to emerging technologies and ever increasing customer demand. This customer demand for new applications and increased performance of existing applications is driving communications network and system providers to employ networks and systems having greater speed and capacity (e.g., greater bandwidth). In trying to achieve these goals, a common approach taken by many communications providers is to use packet switching technology.
Consumers and designers of these systems typically desire high reliability and increased performance at a reasonable price. A commonly used technique for helping to achieve these goals is for these systems to provide multiple paths between a source and a destination. Packets of information are then dynamically routed and distributed among these multiple paths. It is typically more cost-effective and technically feasible to provide multiple slower rate links or switching paths, than to provide a single higher rate path. Such designs also achieve other desired performance characteristics.
When packets from a single stream are sent through such a packet switching system, they may arrive out of order at their destinations, such as an output port of a packet switching system. In this situation, the packets must be re-ordered. Similarly, when a packet is decomposed into multiple packets which are sent to a destination, the packet must be reassembled. In some systems, one or both resequencing and/or reassembly of packets might be required. The increasing rates of traffic to be sent through a packet switching system and the corresponding number of packets which must be resequenced and/or reassembled is resulting in higher demands on the resequencing and reassembly processes. In other words, the resequencing and/or reassembly processes must be performed at corresponding higher rates. However, it is not always possible for traditional methods and mechanisms to operate at these higher rates. For example, a traditional resequencing and/or reassembly mechanism might be limited by the bandwidth of memory used in the resequencing and/or reassembly processes. New methods and apparatus are needed to resequence and/or reassemble packets, including, but not limited to those systems that can operate more efficiently and/or at fast operating rates.
SUMMARY OF THE INVENTION
A system is disclosed for resequencing and reassembling of a stream of packets. One embodiment includes multiple distributed resequencing and reassembly components. Each of the multiple distributed resequencing and reassembly components include one or more data structures for maintaining an indication of packets of the stream of packets that are stored in other distributed resequencing and reassembly components. Each of the plurality of distributed resequencing and reassembly components includes a resequencing mechanism for resequencing a subset of the stream of packets received by said each of the plurality of distributed resequencing and reassembly components. A communications mechanism is coupled to the distributed resequencing and reassembly components to allow communication among them. One or more packet merging mechanisms are coupled to the distributed resequencing and reassembly components to receive packets of the stream of packets to produce a resequenced and reassembled stream of the stream of packets.
REFERENCES:
patent: 4491945 (1985-01-01), Turner
patent: 4494230 (1985-01-01), Turner
patent: 4630260 (1986-12-01), Toy et al.
patent: 4734907 (1988-03-01), Turner
patent: 4829227 (1989-05-01), Turner
patent: 4849968 (1989-07-01), Turner
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4901309 (1990-02-01), Turner
patent: 5127000 (1992-06-01), Henrion
patent: 5173897 (1992-12-01), Schrodi et al.
patent: 5179551 (1993-01-01), Turner
patent: 5179556 (1993-01-01), Turner
patent: 5229991 (1993-07-01), Turner
patent: 5253251 (1993-10-01), Aramaki
patent: 5260935 (1993-11-01), Turner
patent: 5337308 (1994-08-01), Fan
patent: 5339311 (1994-08-01), Turner
patent: 5402415 (1995-03-01), Turner
patent: 5414705 (1995-05-01), Therasse et al.
patent: 5483523 (1996-01-01), Nederlof
patent: 5491728 (1996-02-01), Verhille et al.
patent: 5548593 (1996-08-01), Peschi
patent: 5570348 (1996-10-01), Holden
patent: 5721820 (1998-02-01), Abali et al.
patent: 5784357 (1998-07-01), Wolker et al.
patent: 5809024 (1998-09-01), Ferguson et al.
patent: 5842040 (1998-11-01), Hughes et al.
patent: 6011779 (2000-01-01), Wills
patent: 6076117 (2000-06-01), Billings
patent: 6160651 (2000-12-01), Chang et al.
patent: 6735219 (2004-05-01), Clauberg
patent: 6744741 (2004-06-01), Ju et al.
patent: 2002/0091844 (2002-07-01), Craft et al.
Jonathan S. Turner, “An Optimal Nonblocking Multicast Virtual Circuit Switch,” Jun. 1994, Proceedings of Infocom, 8 pages.
Chaney et al., “Design of a Gigabit ATM Switch,” Feb. 5, 1996, WUCS-96-07, Washington University, St. Louis, MO, 20 pages.
Turner et al., “System Architecture Document for Gigabit Switching Technology,” Aug. 27, 1998, Ver. 3.5, ARL-94-11, Washington University, St. Louis, MO, 110 pages.
Dejanovic Thomas
Westbrook Gregg Anthony
Alam Hosain
Cisco Technology Inc.
Lazaro David
The Law Office of Kirk D. Williams
LandOfFree
Method and apparatus for distributed resequencing and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for distributed resequencing and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for distributed resequencing and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3319155