Method and apparatus for displaying the placement of circuit blo

Details Method and apparatus for displaying the placement of circuit blo Method and apparatus for displaying the placement of circuit blo

1995-11-06

1998-12-15

Trans, Vincent N.

Boots, shoes, and leggings

364488, 364489, 364490, G06F 1750

Patent

active

058503498

ABSTRACT:
A method and apparatus for displaying the placement of circuit blocks and the routing nets between the circuit blocks, in which: a large number of parts placed on a printed-circuit board or in a semiconductor integrated circuit are classified into a plurality of circuit blocks so that the circuit blocks are displayed; routing nets, in each of which a plurality of connection wires between circuit blocks are integrated expressed as one connection line, are displayed so as to be different in line width, line color or line pattern correspondingly to the number and kind of the connection wires in each routing net; the integrated connection lines are connected to input/output virtual pins provided in the respective circuit blocks; and the relations in arrangement/wiring among the circuit blocks, the integrated connection lines and the virtual pins are displayed on a display device so as to be observed easily by eyes.

REFERENCES:
patent: 5247455 (1993-09-01), Yoshikawa
patent: 5555201 (1996-09-01), Dangelo et al.
Burleson, W. et al. ("ARREST" an interactive graphic analysis tool for VLSI arrays, IEEE Comput. Soc. Press, Proceedins fo the Interanational Conference on Applicantion Specific Array Processors, 4 Aug. 1992, pp. 149-162).
Chen, H. H. ("Pseudo pin assignment for single-layer over-the-cell routing", IEEE Comput. Soc. Press, Proceedings of 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 17 Sep. 1990, pp. 343-346).
Khan, A. et al. ("N:1 time-voltage matrix encoded transmission system", IEEE, Proceedings of the 1989 Bipolar Circuits and Technology Meeting, 18 Sep. 1989, pp. 284-287).
Masson, C. et al. ("CHEOPS: an integrated VLSI floor planning and chip assembly system implemented in object oriented Lisp", IEEE Comput. Soc. Press, Proceedings of the European Design Automation, 12 Mar. 1990, pp. 250-256).
Taie, M. R. et al. ("MUPLES: an expert system for multipoint cirucit layout", IEEE IEEE Global Telecommunications Conference and Exhibition: Communications Technology for the 1990s and Beyond, 27 Nov. 1989, vol. 1, pp. 496-500).
Yao, X. et al. ("A new approach to the pin assigment problem", IEEE, Proceedings of 25th ACM/IEEE Design Automation Conference, 12 Jun. 1988, pp. 566-572).
Brasen, D. R. et al. ("MHERTZ: a new optimization algorithm for floorplanning and global routing", IEEE, Proceedings of 27th ACM/IEEE Design Automation Conference, 24 Jun. 1990, pp. 107-110).
Babb, J. et al. ("Virtual wires: overcoming pin limitations in FPGA-based logic emulators", IEEE Comput. Soc. Press, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 5 Apr. 1993, pp. 142-151).

Affiliated with

Also associated with

Rating

Method and apparatus for displaying the placement of circuit blo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for displaying the placement of circuit blo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for displaying the placement of circuit blo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1462636