Method and apparatus for dispatching multiple interrupt requests

Details Method and apparatus for dispatching multiple interrupt requests Method and apparatus for dispatching multiple interrupt requests

1997-03-20

1999-06-29

Sheikh, Ayaz R.

395735, 395740, 395672, G06F 946

Patent

active

059180579

ABSTRACT:
An interrupt processing method and apparatus particularly well-suited for use in an interrupt controller of a multiprocessor system or device. Each of the interrupt requests has at least one destination processor associated therewith for servicing the interrupt request. An interrupt controller in accordance with the present invention applies latched interrupt requests to a priority compare tree which serves to prioritize received interrupt requests. A number of higher priority requests, including the highest priority request, are supplied to a destination selection circuit which includes an interrupt dispatcher which determines a processor to which the first priority interrupt request will be dispatched. Similar determinations are made for the remaining identified interrupt requests, but with the corresponding destination register contents masked to prevent processors already selected to receive a higher priority interrupt from being considered for a lower priority interrupt. The destination selection circuit attempts to determine a unique destination processor for each of the highest priority interrupt requests, such that these multiple interrupt requests can therefore be dispatched to different processors simultaneously. One or more of the interrupt requests may be "blocked" during a particular time period because all destination processors which could service the blocked requests are already processing other interrupts, performing higher priority tasks or are otherwise unavailable. These blocked interrupt requests are identified and the corresponding destination registers are masked such that the remaining non-blocked interrupt requests can be delivered to an available destination processor.

REFERENCES:
patent: 4394727 (1983-07-01), Hoffman et al.
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5125093 (1992-06-01), McFarland
patent: 5247628 (1993-09-01), Grohoski
patent: 5283904 (1994-02-01), Carson et al.
patent: 5301324 (1994-04-01), Dewey et al.
patent: 5452452 (1995-09-01), Gaetner et al.
patent: 5515538 (1996-05-01), Kleiman

Affiliated with

Also associated with

Rating

Method and apparatus for dispatching multiple interrupt requests does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dispatching multiple interrupt requests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dispatching multiple interrupt requests will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1385419