Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1993-03-31
1994-12-13
Chin, Stephen
Pulse or digital communications
Spread spectrum
Direct sequence
375118, 371 1, 327292, H04L 700
Patent
active
053735358
ABSTRACT:
A digital clock reconstruction circuit comprising a first flip flop, a programmable delay chain, and a first assembly of gates is provided to digitally compensate an entering digital clock's skew for a high speed digital circuit by digitally reconstructing the entering clock. The reconstructed clock will also provide the minimum amount of high and low time in a period required by the components of the high speed circuit. Additionally, at least one measurement or comparison circuit is provided for measuring the frequencies of the reconstructed clock under various delay settings of the programmable delay chain to calibrate the digital clock reconstruction circuit. Under the calibration process of the present invention, the delay setting is determined iteratively, starting from an initial setting and varying the delay setting in a predetermined manner. In the preferred embodiment, a ring oscillator is also provided to guide the selection of the starting delay setting, and multiple measurement and comparison circuits are provided. The measurement and comparison circuits are used to collect various measurements to monitor the digital clock reconstruction circuit during normal operation as well as calibrating the circuit. Furthermore, the digital clock reconstruction circuit is provided with an additional flip flop and gate assembly to generate an additional reconstructed clock. The additional reconstructed clock is periodically monitored during normal operation to provide early warning to the fact that the reconstructed clock period is drifting from 50% duty cycle symmetry.
REFERENCES:
patent: 4527075 (1985-07-01), Zbinden
patent: 4891825 (1990-01-01), Hansen
patent: 5008563 (1991-04-01), Kenney et al.
patent: 5258660 (1993-11-01), Nelson et al.
Brady Gary
Ellis David
Chin Stephen
Intel Corporation
Vo Don
LandOfFree
Method and apparatus for digitally compensating digital clock sk does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for digitally compensating digital clock sk, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for digitally compensating digital clock sk will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1198430