Method and apparatus for diagnosing faults in a processor having

Details Method and apparatus for diagnosing faults in a processor having Method and apparatus for diagnosing faults in a processor having

1979-05-02

1981-02-24

Atkinson, Charles E.

Excavating

364200, 371 29, G06F 1100

Patent

active

042531837

ABSTRACT:
A processor having a pipeline architecture is comprised of a plurality of replaceable circuit units and includes a snapshot circuit associated with each replaceable circuit unit. Each snapshot circuit has a snapshot register for storing the signals at test points in its associated replaceable circuit unit in response to either an immediate snapshot command or a delayed snapshot command being executed by a processor. A command-under-test passing through the processor results in the signals at the test points. The delayed snapshot command delays the storing of the signals by the snapshot register so that by preceding the command-under-test by a delayed snapshot command, the signals at test points in the execute stage of the processor are stored during the execution of the command-under-test.

REFERENCES:
patent: 3518413 (1970-06-01), Holtey
patent: 3688263 (1972-08-01), Balogh, Jr. et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 3771131 (1973-11-01), Ling
patent: 3831148 (1974-08-01), Greenwald et al.
patent: 3964088 (1976-06-01), Ducrocq et al.

Affiliated with

Also associated with

Rating

Method and apparatus for diagnosing faults in a processor having does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for diagnosing faults in a processor having, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for diagnosing faults in a processor having will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1412794