Boots – shoes – and leggings
Patent
1993-09-20
1995-11-21
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364578, G06F 1750
Patent
active
054693667
ABSTRACT:
A technique is described which is generally directed to providing better delay determination for "nets" (equivalent circuits of point-to-point wiring) in integrated circuit designs on a semiconductor design automation system by adapting general RC-mesh networks representing those "nets" to efficient nodal matrix circuit solver techniques which are not inherently suited to general RC-mesh circuits. This is accomplished by "collapsing" the general RC-mesh network into an RC-tree equivalent circuit (network) which can be solved (simulated) by such nodal matrix techniques, thus determining node voltages and waveforms for each of the nodes of the simplified network. After solving the simplified network, the simplified network is re-expanded into its original RC-mesh form, determining the node voltages and waveforms at the re-expanded nodes thereof (eliminated during the collapse of the network) by applying simple circuit analysis techniques. Once all of the node waveforms have been re-constructed for all nodes of the original RC-mesh network, they can be compared against critical threshold voltages to determine net delays to each node of the network. Method and apparatus are described.
REFERENCES:
patent: 4500963 (1985-02-01), Smith et al.
patent: 4554625 (1985-11-01), Otten
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4630219 (1986-12-01), DiDiacomo et al.
patent: 4688072 (1987-08-01), Heath et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5305229 (1994-04-01), Dhar
"A Linear-Time Heuristic For Improving Nerwork Partitions", by Fiduccia, Manuscript, Apr. 1982, 7 pages.
"Improvements of a Mincut Partition Algorithm", by Ng et al., CH2469-May 1987, IEEE, pp. 470-473.
"Clustering Based Simulated Annealing for Standard Cell Placement", by Mallela, 25th ACM/IEEE Design Automation Conference, 1988, pp. 312-317.
"Proud: A Fast Sea-Of-Gates Placement Algorithm", by Tsa et al., 25th ACM/IEEE Design Automation Conference, 1988, pp. 318-323.
"Finding Clusters in VLSI Circuits", by Garbers et al., IEEE, 1990, pp. 520-523.
"An Efficient Placement Method for Large Standard-Cell and Sea-Of-Gates Designs", by Kappen et al., IEEE, 1990, pp. 312-316.
"Gordian: VLSI Placement by Quadratic Programming and Slicing Optimization", by Kleinhans et al., IEEE Transactions on Computer-Aided Design, vol. 10, No. 3, Mar. 1991, pp. 356-365.
"New Spectral Methods for Ration Cut Partitioning and Clustering", by Hagen et al., IEEE Transactions on Computer-Aided Design, vol. 11, No. 9, Sep. 1992, pp. 1074-1085.
"Net Partitions Yield Better Module Partitions", by Cong et al., 29th ACM/IEEE Design Automation Conference, 1992, pp. 47-52.
"Gordian: A New Global Optimization/Rectangle Dissection Method for Cell Placement", by Kleinhans et al., pp. 506-509.
"A New Optimization Driven Clustering Algorithm For Large Circuits", by Ding et al., Oct. 26, 1992, pp. 1-7.
Karampurwala Hashain
Yang Dian
LSI Logic Corporation
Smith Albert C.
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Method and apparatus for determining the performance of nets of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining the performance of nets of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining the performance of nets of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1142653