Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Fusible link or intentional destruct circuit
Reexamination Certificate
2000-09-26
2002-08-27
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
Fusible link or intentional destruct circuit
C361S086000, C361S090000, C361S091100
Reexamination Certificate
active
06441675
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the detection of electrical overstress events in electronic devices, and more particularly to determination of the cause of overstress and determination of reliability degradation.
2. Background
Advances in semiconductor manufacturing technology have led to the integration of tens, and more recently hundreds, of millions of circuit elements, such as transistors, on a single integrated circuit (IC). To achieve such dramatic increases in the density of circuit components has required semiconductor manufacturers to scale down the physical dimensions of the circuit elements, as well as the interconnection structures used to connect the circuit elements into functional circuitry.
One consequence of scaling down the physical dimensions of circuit elements and interconnect structures is an increased sensitivity to electrical overstresses. This sensitivity is problematic because it reduces noise margins, and requires careful engineering of power supplies and clock signal generators. Additionally, because integrated circuits such as, for example, microprocessors, are worth more to consumers as their operating frequency increases, there is a growing tendency to overclock, or otherwise overstress such integrated circuits to obtain higher levels of performance. Voltage and frequency skewing by end users tends to cause a voltage overstress in the integrated circuit. Such skewing may also be referred to by terms such as overpowering and overcocking. Overstresses of this type may result in the operational failure of such an integrated circuit.
What is needed are methods and apparatus for determining if an integrated circuit has been subjected to overstress.
SUMMARY OF THE INVENTION
Briefly, a circuit that senses changes in the electrical characteristics of one or more circuit elements and generates one or more signals based, at least in part, on the electrical characteristics that are sensed, is incorporated into an integrated circuit.
In a further aspect of the present invention, the one or more signals generated by the circuit are indicative of the reliability of an integrated circuit into which an embodiment of the present invention is incorporated.
REFERENCES:
patent: 4354217 (1982-10-01), Mahon
patent: 4951171 (1990-08-01), Tran et al.
patent: 5224010 (1993-06-01), Tran et al.
patent: 5229909 (1993-07-01), Tessmer et al.
patent: 5446402 (1995-08-01), Yoshimori
patent: 5491444 (1996-02-01), McClure
patent: 5548225 (1996-08-01), Rountree et al.
patent: 5566107 (1996-10-01), Gilliam
patent: 5726585 (1998-03-01), Kim
patent: 5835327 (1998-11-01), Siew et al.
patent: 5949632 (1999-09-01), Barreras, Sr. et al.
patent: 5974577 (1999-10-01), Ma
patent: 5986557 (1999-11-01), Clarke
patent: 6028756 (2000-02-01), Freyman et al.
patent: 6072349 (2000-06-01), Pippin et al.
patent: 6160692 (2000-12-01), Zaretsky
Dishongh Terrance J.
Pullen David H.
Blakely , Sokoloff, Taylor & Zafman LLP
Cunningham Terry D.
Intel Corporation
Nguyen Long
LandOfFree
Method and apparatus for detection of electrical overstress does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for detection of electrical overstress, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detection of electrical overstress will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2965818