Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
2005-09-27
2009-11-17
Ahn, Sam K (Department: 2611)
Pulse or digital communications
Receivers
Angle modulation
Reexamination Certificate
active
07620126
ABSTRACT:
A frequency synthesizer lock detection system is disclosed that distributes a frequency synthesizer output signal across a distribution network to one or more receptor circuits. The distribution network may exhibit delay and other distortion that may cause the downstream signal arriving at the receptor circuit to lose frequency lock with both the frequency synthesizer output signal and a reference clock signal that controls the frequency of the synthesizer output signal. The lock detection system tests the downstream signal to determine if the downstream signal exhibits a lock with respect to the reference clock that determines the operating frequency of the frequency synthesizer. In this manner, lock of the downstream signal to the reference clock signal may be accurately assessed in one embodiment.
REFERENCES:
patent: 5294894 (1994-03-01), Gebara
patent: 5432830 (1995-07-01), Bonnot
patent: 5680076 (1997-10-01), Kelkar et al.
patent: 5956379 (1999-09-01), Tarleton
patent: 5969576 (1999-10-01), Trodden
patent: 6133769 (2000-10-01), Fontana
patent: 6320469 (2001-11-01), Friedberg et al.
patent: 7190201 (2007-03-01), Haerle et al.
patent: 2005/0242852 (2005-11-01), Parker et al.
patent: 0 550 360 (1993-07-01), None
Cadence Design Systems, “Constraining the Design”, downloaded from lore-consulting.com May 18, 2005.
Morris Jones, “ASIC Design Clocks & Things”, downloaded from www.engr.sjsu.edu May 18, 2005.
Motorola/Freescale Semiconductor, Inc, “Low Voltage Zero Delay Buffer”, Motorola Semiconductor Technical Data—MPC961C/D—copyright 2001.
Steve Sharp, “PLL Design Techniques and Usage in FPGA Design”, XILINX—Application Brief , XBRF 006 Aug. 28, 1996 (Version 1.1).
EXAR, “Intelligent Dynamic Clock Switch PLL Clock Driver”, XRK7933, Mar. 2005.
NOVOF “Fully-Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter”, Solid State Circuits Conference, 1995.
Boerstler David William
Fernsler Matthew E.
Hailu Eskinder
Qi Jieming
Riley Mack Wayne
Ahn Sam K
International Business Machines - Corporation
Kahler Mark P
Talpis Matt
LandOfFree
Method and apparatus for detecting frequency lock in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for detecting frequency lock in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting frequency lock in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4068695