Method and apparatus for detecting and correcting errors in a pi

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 161, 364200, G06F 1114

Patent

active

049824023

ABSTRACT:
In a multiprocessor system, an error occurring in any one of the CPUs may have an impact upon the operation of the remaining CPUs, and therefore these errors must be handled quickly. The errors are grouped into two categories: synchronous errors (those that must be corrected immediately to allow continued processing of the current instruction); and asynchronous errors (those errors that do not affect execution of the current instruction and may be handled upon completing execution of the current instruction). Since synchronous errors prevent continued execution of the current instruction, it is preferable that the last stable state conditions of the faulting CPU be restored and the faulting instruction reexecuted. These stable state conditions advantageously occur between the execution of each instruction. However, in a pipelined computer system, it is difficult to identify the beginning and ending of a selected instruction since multiple instructions are in process at the same time. Accordingly, the execution unit is selected to be the point of synchronization between error handling and instruction execution. Once the error is indentified as asynchronous or synchronous and the execution unit allows the instruction to complete or rolls back the state conditions to their preinstruction values, error analyzing software examines the condition of the suspect data latches in the CPU. A serial diagnostic link stops the system clock of the CPU and serially loads the CPU data latches into the System Processor Unit for error determination. Thereafter, the CPU system clock is restarted and the CPU resumes execution.

REFERENCES:
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4500958 (1985-02-01), Manton et al.
patent: 4583222 (1986-04-01), Fossum et al.
patent: 4757445 (1988-07-01), Zolonowsky et al.
Fossum et al., "An Overview of the VAX 8600 System," Digital Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
Fossum et al., "The F Box, Floating Point in the VAX 8600 System," Digital Technical Journal, No. 1, Aug. 1985, pp. 43-53.
Bruckert et al., "Designing Reliability Into the VAX 8600 System," Digital Technical Journal, No. 1, Aug. 1985, pp. 71-77.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for detecting and correcting errors in a pi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for detecting and correcting errors in a pi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting and correcting errors in a pi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2002350

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.