Method and apparatus for designing semiconductor device

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, 364489, 364490, G06F 1750

Patent

active

055660800

ABSTRACT:
Disclosed is a method of designing a semiconductor device including a plurality of elements, using a computer-aided design (CAD) apparatus. Data about the basic design of each cell is stored as a cell in a library of the CAD apparatus. In each cell, a plurality of connecting terminal regions for connecting an associated element to an external interconnection are provided as electrically disconnected from an internal circuit forming area of this element. This cell is laid at a desired position in a semiconductor device that is being designed. After the necessary cells are laid out, one of the connecting terminals is selected for each cell from a plurality of connecting terminal regions. Then, an interconnection for connecting the internal circuit forming area to the selected connecting terminal region is designed.

REFERENCES:
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4652992 (1987-03-01), Mensch, Jr.
patent: 4783749 (1988-11-01), Duzy et al.
patent: 4949275 (1990-08-01), Nonaka
patent: 5119158 (1992-06-01), Hatano
patent: 5126950 (1992-06-01), Rees et al.
patent: 5150309 (1992-09-01), Shaw et al.
patent: 5247456 (1993-09-01), Ohe et al.
patent: 5365454 (1994-11-01), Nakagawa et al.
patent: 5377124 (1994-12-01), Mohsen
"A Technology-Independent Approach to Custom Analog Cell Generation", by S. Mehranfar, IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 386-393.
"Automatic Generation of Symbolic Cells from a Net-List Descriptions", by Costa et al., IEEE, CH2704-May 1989, pp. 5-35 5-39.
"iCoach: A Circuit Optimization Aid for CMOS High-Performance Circuits", by H. Chen and S. Kang, IEEE, CH2657-May 1988, pp. 372-375.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for designing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for designing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1251961

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.