Boots – shoes – and leggings
Patent
1997-02-06
1998-08-18
Cosimano, Edward R.
Boots, shoes, and leggings
364490, 364491, 364488, 364 91, 326113, 326119, G06F 1500
Patent
active
057966249
ABSTRACT:
A family of CFET logic circuits useful for wave-pipeline systems is described, and a method to design same. The invention uses complementary transmission gates and pull-up or pull-down transistors to achieve a family of CFET logic circuits which include AND, NAND, OR, NOR, XOR, XNOR, select, select-invert, invert, and not-invert functions. Each circuit is tuned to provide substantially equal delays, high-quality ones and zeros, and substantially equal rise and fall times, for every combination of input-state transition and output-state transition.
REFERENCES:
patent: 3943378 (1976-03-01), Beutler
patent: 4541067 (1985-09-01), Whitaker
patent: 4559609 (1985-12-01), Robinson et al.
patent: 4607176 (1986-08-01), Burrows et al.
patent: 4620117 (1986-10-01), Fang
patent: 4710649 (1987-12-01), Lewis
patent: 5200907 (1993-04-01), Tran
patent: 5528177 (1996-06-01), Sridhar et al.
patent: 5701094 (1997-12-01), Sridhar et al.
Akers, S.B., "Binary decision diagrams", IEEE Transactions on Computers, C-27,, 509-516, (Jun. 1978).
Anderson, S.F., et al., "The IBM system/360 Model 91: Floating-Point execution Unit", IBM J. of Reseach and Development, 11,, pp. 34-53, (Jan. 1967).
Bryant, R., "Graph-Based algorithms for boolean function manipulation", IEEE Transactions on computers, vol. C-35, No. 8,, 677-691, (Aug. 1986).
Cotten, L.W., "Maximum-rate pipeline systems AFIPS Conference Proceedings,", 1969 Spring Joint Computer Conference, 34,, pp. 581-586, (May 14-16, 1969).
Ekroot, B.C., "Optimization of pipelined processors by insertation of combinational logic delay", Dissertation, Stanford University, (1987).
Fan, D., et al., "A CMOS parallel adder using wave piplining", Advanced Research in VLSI and Parallel Systems, Proceedings of the 1992 Brown/MIT conference, 147-164, (1992).
Flynn, M., et al., "Subnanosecond arithmetic", Abstract for 1990-1993,, computer systems laboratory, Stanford University,, i-13, (May 1993).
Ghosh, D., et al., "A 400 MHZ wave-pipelined 8.times.8 bit multiplier in CMOS technology", IEEE, 198-201, (1993).
Joy, D., et al., "Placement for clock period minimization with multiple wave propation", Proceedings of the 28th ACM/IEEE Design automation conference,, pp. 640-643, (Jun. 17-21, 1991).
Karplus, K., "Amap: a technology mapper for selector-based field-programmable gate arrays", Proceedings of the 28th ACM/IEEE Design automation conference,, 244-247, (Jun. 17-21, 1991).
Klass, F., et al., "Fast multiplication of VLSI using wave pipelining techniques", J. of VLSI signal Processing, 7,, 233-248, (May 1994).
Klass, F., et al., "Pushing the limits of CMOS technology: a wave-pipelined multiplier", Hot Chips V,, 1-22, (Aug. 1993).
Klass, F., et al., "Use of CMOS technology in wave pipelining section computer architecture and digital systems", IEEE, Delft University of Technology,, 303-308,, (1991).
Lam, W.K., et al., "Valid clocking in wavepiplined circuits", 1992 IEEE/ACM International Conference on Computer-aded design, digest of technical papers,, 518-525, (Nov. 8-12, 1992).
Shimohigashi, K., et al., "Low Voltage ULSI Design", IEEE J. of Solid-State Circuits, 28, No. 4,, 408-413, (Apr. 1993).
Weste, N.H., et al., "Principles of CMOS VLSI Design -a systems perspective", Addison-Wesley pbulishing company, 2nd ed., AT&T, (1993).
Wong, D.C., et al., "Designing high performance digital circuits using wave piplining: Algorithms and practical experiences", IEEE Transactions on Computer-aided design of integrated circuits and systems, vol. 12, No. 1, pp. 25-46, (Jan. 1993).
Wong, D., "Techniques for designing high-performance digital circuits using wave pipeline", Dissertation, Stanford University,, (1991).
Yano, K., et al., "A 3.8-ns CMOS 16.times.16-b multiplier using complementary pass-transistor logic", IEEE J. of Solid-State Circuits, vol. 25, No. 2, pp. 388-395, (Apr. 1990).
Zhang, X., et al., "CMOS wave pipelining by complementary pass-transistor logic", Dept. of Electrical and Computer Engineering,, 1-12, (Jul. 24, 1993).
Wong et al "WP 3.6: A Bipolar Population Counter Using Wave Pipeling to Achieve 2.5X Normal Clock Frequency," IEEE, pp. 56-57, Feb. 1992.
Wong et al "Designing High-Performance Digital Circuits Using Wave Pipelining: Algrorithms and Practical Experiences," IEEE, pp. 25-46, Jan. 1993.
Ghosh et al "A 400MHZ Wave-Pipelined 8.times.8-BIT Multiplier in CM OS Technology," IEEE, pp. 198-201, Oct. 1993.
Mehrotra et al "Skew and Delay Minimization of High Speed CMOS Circuits Using Stochastic Optimization," IEEE, pp. 245-248, May 1994.
Klass et al "A 16.times.16-BIT Static CMOS Wave-Pipelined Multiplier," IEEE, pp. 143-146, Jun. 1994.
Zhang et al "Synchronization of Wave-Pipelined Circuits," IEEE, pp. 164-167, Oct. 1994.
Zhang et al "CMOS Wave Pipelining Using Transmission-Gate Logic." IEEE, pp. 92-95, Sep. 1994.
Liu et al "A 250-MHZ Wave Pipelined Adder in 2-um CMOS," IEEE, pp. 1117-1128, Sep. 1994.
Sridhar Ramalingam
Xuguang Zhang
Cosimano Edward R.
Research Foundation of State University of New York
Siek Vuthe
LandOfFree
Method and apparatus for designing circuits for wave pipelining does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for designing circuits for wave pipelining, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing circuits for wave pipelining will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1121189