Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-03-29
2011-03-29
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S117000
Reexamination Certificate
active
07917876
ABSTRACT:
Method and apparatus for designing an embedded system for a programmable logic device (PLD) is described. Parameters specific to the embedded system are obtained. Source code files that use the parameters to define configurable attributes of the base platform are generated. A software definition and a hardware definition are obtained. The software and hardware definitions each use an application programming interface (API) of the base platform to define communication between software and hardware of the embedded system. An implementation of the embedded system is automatically built for the PLD using the source code files, the software definition, and the hardware definition.
REFERENCES:
patent: 5392429 (1995-02-01), Agrawal et al.
patent: 5815003 (1998-09-01), Pedersen
patent: 5991194 (1999-11-01), Jigour et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6236229 (2001-05-01), Or-Bach
patent: 6366998 (2002-04-01), Mohamed
patent: 6643764 (2003-11-01), Thorson et al.
patent: 7228520 (2007-06-01), Keller et al.
patent: 7432734 (2008-10-01), Lewis et al.
patent: 7441099 (2008-10-01), Lo et al.
patent: 7526632 (2009-04-01), Rupp et al.
patent: 7631284 (2009-12-01), Perry et al.
patent: 2005/0055462 (2005-03-01), Imming et al.
patent: 2006/0015674 (2006-01-01), Murotake
patent: 2008/0082797 (2008-04-01), Lo et al.
patent: 2008/0244238 (2008-10-01), Mitu
Neuendorffer, Stephen A., et al., “Interface Generation for Coupling to a High-Bandwidth Interface”, U.S. Appl. No. 11/405,898, filed Apr. 18, 2006, 46 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Turney, Robert D. et al, “Method and Apparatus for Communication Between a Processor and Hardware Blocks in a Programmable Logic Device” U.S. Appl. No. 11/076,798, filed Mar. 10, 2005, 34 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Schumacher, Paul R. et al, “Method and Apparatus for Communication Between a Processor and Hardware Blocks” U.S. Appl. No. 11/076,797, filed Mar. 10, 2005, 34 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Wei, Wen Ying et al., “Parameterizable LocalLink FIFO”, Xilinx Application Note XAPP691, Feb. 2, 2004, pp. 1-30, v1.0, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/729,182, filed Mar. 27, 2007, Schumacher, Paul R. et al.; “Method and Apparatus for Communication Between a Processor and Processing Elements in a Programmanle Logic Device”, 41 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
McMurtrey Daniel L
Schumacher Paul R.
Yang Shengqi
Brush Robert M.
Maunu LeRoy D.
Siek Vuthe
Xilinx , Inc.
LandOfFree
Method and apparatus for designing an embedded system for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for designing an embedded system for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing an embedded system for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676409