Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2000-07-24
2002-12-24
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S120000, C702S121000, C702S122000, C324S601000
Reexamination Certificate
active
06498999
ABSTRACT:
BACKGROUND
The need to perform both functional and timing design verification of an integrated circuit (IC) requires the use of a simulation test bench environment. The simulation test bench environment is a collection of components designed to emulate the specified operation of an integrated circuit. The collection of components may consist of, but is not limited to, behavioral bus functional models, behavioral device functional models, primitive cell models, hardware description language (HDL) functional code, memory models, and gate-level circuitry, in order to emulate an actual system environment.
Previously, old design verification methodologies used low-level programming techniques to create functional test vectors (input stimulus), required manual graphical visual verification of correct protocol and timing verification, and had limited real-time data integrity checking capability.
SUMMARY
The simulation test bench environment of the present invention utilizes high-level task routines executed by bus functional devices models to generate input test vectors. The present invention further utilizes built-in protocol and timing verification of the device under test (DUT) by a dedicated bus device model, and performs real-time data integrity checking of actual to expected data for all input/output (I/O) data transaction cycles in order to perform functional and timing design verification of an integrated circuit.
REFERENCES:
patent: 5568407 (1996-10-01), Hass et al.
patent: 5648973 (1997-07-01), Mote, Jr.
patent: 6154715 (2000-11-01), Dinteman et al.
patent: 6321352 (2001-11-01), Wasson
Laung-Terng (L.-T.) Wang and Paul Y.-F. Wu, PATRIOT—A Boundary-Scan Test and Diagnosis System, 1992, Compcon Spring '92, Thirty-Seventh IEEE Computer Society International Conference, Digest of Papers, pp. 436-439.
Desta Elias
Hoff Marc S.
LSI Logic Corporation
Suiter & Associates PC
LandOfFree
Method and apparatus for design verification of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for design verification of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for design verification of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2993327