Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2007-04-17
2011-12-27
Torres, Juan A (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S262000, C714S794000, C714S795000
Reexamination Certificate
active
08085883
ABSTRACT:
A high-speed maximum likelihood sequence estimation method and device. The method includes identifying candidate paths through a state trellis based on a group of observed data, where each candidate path corresponds to a best path through a trellis beginning at one of a possible prior states (and corresponding prior data bit or bits), and then selecting one of the paths based on candidate sequence selection information, typically prior state decisions (e.g., data symbols in the form of one or more bits). The path selection, in turn, provides decoding of symbols and data bit information for use in selecting one of the candidate paths in a subsequent stage.
REFERENCES:
patent: 6041433 (2000-03-01), Kamada
patent: 6070263 (2000-05-01), Tsui et al.
patent: 6088404 (2000-07-01), Jekal
patent: 6161210 (2000-12-01), Chen et al.
patent: 6327317 (2001-12-01), Chennakeshu et al.
patent: 6396878 (2002-05-01), Pitrainen
patent: 7117426 (2006-10-01), Wu
patent: 7127664 (2006-10-01), Nicol
patent: 7131055 (2006-10-01), Mathew
patent: 7206363 (2007-04-01), Hegde et al.
patent: 2001/0035994 (2001-11-01), Agazzi et al.
patent: 2001/0035997 (2001-11-01), Agazzi
patent: 2002/0012152 (2002-01-01), Agazzi et al.
patent: 2002/0060827 (2002-05-01), Agazzi
patent: 2002/0080898 (2002-06-01), Agazzi et al.
patent: 2002/0126775 (2002-09-01), Chappaz
patent: 2003/0115061 (2003-06-01), Chen
patent: 2004/0202231 (2004-10-01), Wang et al.
patent: WO2005/004459 (2005-01-01), None
Bahl, L.R. et al., “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate,” IEEE Transaction on Information Theory, Mar. 1974, pp. 284-287.
Black, Peter J., Meng, Teresa H., “A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1877-1885.
Black, Peter J., Meng, Teresa H., A 1-Gb/s, Four-State, Sliding Block Viterbi Decoder, IEEE Journal of Solid-State Circuits, vol. 32, No. 6, Jun. 1997, pp. 797-805.
Boo, M., Arguello, F. Bruguera, J.D., Zapata, E.L., “High-Speed Viterbi Decoder: An Efficient Scheduling Method to Exploit the Pipelining,” IEEE Int'l, Aug. 19-21, 1996.
Boo, Montse, Arguello, Francisco, Bruguera, Javier D., Doallo Ramon, “High-Performance VLSI Architecture for the Viterbi Algorithm,” IEEE Transactions on Communications, vol. 45, No. 2, Feb. 1997, pp. 168-176.
Bulow, Henning, Thielecke, Tunther, “Electronic PMD Mitigation-From Linear Equalization to Maximum-Likelihood Detection.”
Chinnery, D.G., Keutzer, K., “Achieving 550 MHz in an ASIC Methodology,” Proceedings of the 38thDesign Automation Conference, Las Vegas, NV, Jun. 2001, pp. 420-425.
Choi, Young-Bae, “A VLSI Architecture for High Speed and Variable Code Rate Viterbi Decoder,” ICSPAT, Proceedings, 2000, pp. 1918-1922.
Conway, T., “Implementation of High Speed Viterbi Detectors,” Electronic Letters, 35(24): 2089-2090, Nov. 25, 1999.
Fettweis, Gerhard, Karabed, Razmik, Siegel, Paul H., Thapar, Hemant K., “Reduced-Complexity Viterbi Detector Architectures for Partial Response Signaling,” IEEE Global Telecommunications Conference, Singapore, Technical Program Conference Record, vol. 1, Nov. 1995, pp. 559-563.
Fettweis, Gerhard, Meyer, Heinrich, “High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture,” IEEE Communications Magazine, May 1991, pp. 46-55.
Fettweis, Gerhard, Meyer, Heinrich, “Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck,” IEEE Transactions on Communications, vol. 37, No. 8, Aug. 1989, pp. 785-790.
Fettweis, Gerhard, Meyr, Heinrich, “High-Rate Viterbi Processor: A Systolic Array Solution,” IEEE Journal on Selected Areas in Communications, vol. 8, No. 8, Oct. 1990, pp. 1520-1534.
Forney, G.D., Jr., “The Viterbi Algorithm,” Proceedings of the IEEE, vol. 61, Issue 3, Mar. 1973, pp. 268-278.
Furuya, Yukitsuna, Akaski, Fumio, Murakami, Shuji, “A Practical Approach Toward Maximum Likelihood Sequence Estimation for Band-Limited Nonlinear Channels,” IEEE Transactions and Communications, vol. Com-31, No. 2, Feb. 1983.
Gross, Warren J., Gaudet, Vincent C., Gulak, P. Glenn, “Difference Metric Soft-Output Detection: Architecture and Implementation,” IEEE Transactions on Circuits and Systems II (Analog and Digital Signal Processing), vol. 48, No. 10, Oct. 2001, pp. 904-911.
Haunstein, Sticht K., “Design of Near Optimum Electrical Equalizers for Optical Transmissions in the Presence of PMD.”
Haykin, Simon S., “Adaptive Filler Theory,” 1986, pp. 8-10.
Hekstra, Andries, P. “An Alternative to Metric Rescaling in Viterbi Decoders,” IEEE Transactions on Communications, vol. 37, No. 11, Nov. 1989, pp. 1220-1222.
Kang, Inyup, Willson, Alan N. Jr., “Low-Power Viterbi Decoder for CDMA Mobile Terminals,” IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998.
Keshab, Parhi K., “Pipelining and Parallel Processing,” 1999, pp. 63-64 & 70-73.
Kim, Kyoung, Powers, Edward J., “A Digital Method of Modeling Quadratically Nonlinear Systems with a General Random Input,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, No. 11, Nov. 1988, pp. 1758-1769.
Lee, Edward A., Messerschmitt, David G., “Digital Communication-Second Edition,” pp. 406-409.
Liu, Ray, K.J., Raghupathy, Arun, “Algorithm-Based Low-Power and High-Performance Multimedia Signal Processing,” Proceedings of the IEEE, vol. 86, No. 6, Jun. 1998, pp. 1155-1202.
McGinty, Nigel C., Kennedy, Rodney A., Hoeher, Peter, “Equalization of Sparse ISI Channels Using Parallel Trellises,” Proceedings, Globecom '98, Nov. 1998.
Paaske, Erik, Andersen, Jakob Dahl, “High-Speed Viterbi Decoder Architecture,” First ESA Workshop on Tracking, Telemetry and Command Systems, ESTEC, Jun. 1998.
Ragupathy and Liu, “A Transformation for Computational Latency Reduction in Turbo-MAP Decoding,” Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999, ISCAS 1999, vol. 4, May 30-Jun. 2, 1999, pp. 402-405.
Ranpara, Samirkumar, “A Low-Power Viterbi Decoder Design for Wireless Communications Applications,” Int. ASIC Conference, Sep. 1999.
Reeve, J.S., “A Parallel Viterbi Decoding Algorithm,” Jul. 21, 2000.
Robertson, Patrick, Hoeher, Peter, “Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding,” ETT vol. 8, Mar.-Apr. 1997, pp. 119-125.
Shanbhag, Naresh R., “Algorithms Transformation Techniques for Low-Power Wireless VLSI Systems Design,” pp. 1-36.
Shung, C.B., Siegel, P.H., Ungerboeck, G., and Thapar, H.K., “VLSI Architectures for Metric Normalization in the Viterbi Algorithm,” in Proc. Int. Conf. Communications, vol. 4, Apr. 1990, pp. 1723-1728.
Sieben, Mike, Conradi, Jan, Dodds, David E., “Optical Single Sideband Transmission at 10 Gb/s Using Only Electrical Dispersion Compensation,” Journal of Lightwave Technology, vol. 17 No. 10, Oct. 1999, pp. 1742-1749.
Summerfiled, S., “Analysis of Convolutional Encoders and Synthesis of Rate-2
Viterbi Decoders,” IEEE Transaction on Information Theory, vol. 42, No. 4, Jul. 1996, pp. 1280.
Tzou, Kou-Hu, Dunham, James G., “Sliding Block Decoding of Convolutional Codes,” IEEE Transactions on Communications, vol. Com-29, No. 9, Sep. 1981, pp. 1401-1403.
Winters, Jack H. and Gitlin, Richard D., “Electrical Signal Processing Techniques in Long-Haul Fiber-Optic Systems,” IEEE Transactions of Communication, vol. 38. No. 9, Sep. 1990, pp. 1439-1453, in particular pp. 1445-1446.
Yeung, A.K. and Rabaey, J.M., A 210 Mb/s Radix-4 Bit-Level Pipelined Viterbi Decoder, ISSCC, 1995.
U.S. Appl. No. 10/603,388, Mail Date Mar. 13, 2006, Office Action.
U.S. Appl. No. 10/603,388, Mail Date Sep. 18, 2006, Office Action.
U.S. Appl. No. 10/603,388, Mail Da
Hegde Rajamohana
Janovetz Jacob
Singer Andrew
Finisar Corporation
Maschoff Gilmore & Israelsen
Torres Juan A
LandOfFree
Method and apparatus for delayed recursion decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for delayed recursion decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for delayed recursion decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4269266