Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2007-04-17
2007-04-17
Ghebretinsae, Temesghen (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S262000, C714S794000, C714S795000
Reexamination Certificate
active
10603388
ABSTRACT:
A high-speed maximum likelihood sequence estimation method and device. The method includes identifying candidate paths through a state trellis based on a group of observed data, where each candidate path corresponds to a best path through a trellis beginning at one of a possible prior states (and corresponding prior data bit or bits), and then selecting one of the paths based on candidate sequence selection information, typically prior state decisions (e.g., data symbols in the form of one or more bits). The path selection, in turn, provides decoding of symbols and data bit information for use in selecting one of the candidate paths in a subsequent stage.
REFERENCES:
patent: 6070263 (2000-05-01), Tsui et al.
patent: 6161210 (2000-12-01), Chen et al.
patent: 7117426 (2006-10-01), Wu
patent: 7127664 (2006-10-01), Nicol
patent: 7131055 (2006-10-01), Mathew
patent: 2001/0035994 (2001-11-01), Agazzi et al.
patent: 2001/0035997 (2001-11-01), Agazzi
patent: 2002/0012152 (2002-01-01), Agazzi et al.
patent: 2002/0060827 (2002-05-01), Agazzi
patent: 2002/0080898 (2002-06-01), Agazzi et al.
Raghupathy and Liu,“A transformation for computational latency reduction in turbo-MAP decoding”, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999, ISCAS '99, vol. 4, May 30-Jun. 2, 1999 pp. 402-405 vol. 4.
Forney, G.D., Jr., “The Viterbi algorithm” Proceedings of the IEEE vol. 61, Issue 3, Mar. 1973 pp. 268-278.
Lee, Edward A., Messerschmitt David G.,Digital Communication-Second Edition, pp. 406-409.
Sieben, Mike, Conradi, Jan, Dodds, David E.,Optical Single Sideband Transmission at 10 Gb/s Using Only Electrical Dispersion Compensation, Journal of Lightwave Technology, vol. 17 No. 10, pp. 1742-1749, Oct. 1999.
Haykin, Simon S.,Adaptive Filter Theory, pp. 8-10, 1986.
Kim, Kyoung, Powers, Edward J.,A Digital Method of Modeling Quadratically Nonlinear Systems with a General Random Input, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, No. 11, pp. 1758-1769, Nov. 1988.
Shanbhag, Naresh R.,Algorithms Transformation Techniques for Low-Power Wireless VLSI Systems Design, pp. 1-36.
Fettweis, Gerhard, Meyr Heinrich,High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture, IEEE Communications Magazine, pp. 46-55, May 1991.
Parhi K. Keshab,Pipelining and Parallel Processing, pp. 63-64 & 70-73, 1999.
Haunstein, Sticht K.,Design of Near Optimum Electrical Equalizers for Optical Transmissions in the Presence of PMD.
Bulow, Henning, Thielecke, Tunther,Electronic PMD Mitigation-From Linear Equalization to Maximum-Likelihood Detection.
Boo, Montse, Arguello, Francisco, Bruguera, Javier D., Doallo Ramon,High-Performance VLSI Architecture for the Viterbi Algorithm, IEEE Transactions on Communications, vol. 45, No. 2, pp. 168-176, Feb. 1997.
Fettweis, Gerhard, Meyer, Heinrich,Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck, IEEE Transactions on Communications, vol. 37, No. 8, pp. 785-790, Aug. 1989.
Tzou, Kou-Hu, Dunham, James G.,Sliding Block Decoding of Convolutional Codes, IEEE Transactions on Communications, vol. Com-29, No. 9, pp. 1401-1403, Sep. 1981.
Robertson, Patrick, Hoeher, Peter,Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding, ETT vol. 8, pp. 119-125, Mar.-Apr. 1997.
Black, Peter J., Meng, Teresa H.,A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, pp. 1877-1885, Dec. 1992.
Black, Peter J., Meng, Teresa H.,A 1-Gb/s, Four-State, Sliding Block Viterbi Decoder, IEEE Journal of Solid-State Circuits, vol. 32, No. 6, pp. 797-805, Jun. 1997.
Fettweis, Gerhard, Meyr, Heinrich,High-Rate Viterbi Processor: A Systolic Array Solution, IEEE Journal on Selected Areas in Communications, vol. 8, No. 8, pp. 1520-1534, Oct. 1990.
A. K. Yeung and J. M. Rabaey,A 210Mb/s Radix-4 Bit-level Pipelined Viterbi Decoder, ISSCC, 1995. pp. 88-89.
Fettweis, Gerhard, Karabed, Razmik, Siegel, Paul H., Thapar, Hemant K.,Reduced-complexity Viterbi detector architectures for partial response signaling, IEEE Global Telecommunications Conference, Singapore, Technical Program Conference Record, vol. 1, pp. 559-563, Nov. 1995.
T.Conway,Implementation of High Speed Viterbi Detectors, Electronics Letters, 35(24):2089-2090, Nov. 25. 1999.
C. B. Shung, P. H. Siegel, G. Ungerboeck and H. K. Thapar,VLSI architectures for metric normalization in the Viterbi algorithm, in Proc. Int. Conf. Communications, vol. 4, Apr. 1990, pp. 1723-1728.
Hekstra, Andries P.,An Alternative to Metric Rescaling in Viterbi Decoders, IEEE Transactions On Communications, vol. 37, No. 11, pp. 1220-1222, Nov. 1989.
Erik Paaske and Jakob Dahl Andersen, “High Speed Viterbi Decoder Architecture”,—First ESA Workshop on Tracking, Telemetry and Command Systems, ESTEC, Jun. 1998, pp. 1-8.
Chinnery, D. G., and Keutzer, K., “Achieving 550 MHz in an ASIC Methodology”, Proceedings of the 38thDesign Automation Conference, Las Vegas, NV, pp. 420-425, Jun. 2001.
McGinty, Nigel C.; Kennedy, Rodney A.; and Hoeher, Peter, “Equalization of Sparse ISI Channels Using Parallel Trellises”, Proceedings, GLOBECOM '98, Nov. 1998, pp. 1-6.
Liu, K. J. Ray and Raghupathy, Arun, “Algorithm-Based Low-Power and High-Performance Multimedia Signal Processing”, Proceedings of the IEEE, vol. 86, No. 6, Jun. 1998.
Kang, Inyup and Willson, Alan N. Jr., “Low-Power Viterbi Decoder for CDMA Mobile Terminals”, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998.
Furuya, Yukitsuna; Akashi, Fumio and Murakami, Shuji, “A Practical Approach Towerad Maximum Likelihood Sequence Estimation for Band-Limited Nonlinear Channels”, IEEE Transactions on Communications, vol. Com-31, No. 2, Feb. 1983.
Summerfield, S., “Analysis of Convolutional Encoders and Synthesis of Rate-2
Viterbi Decoders”, IEEE Transaction on Information Theory, vol. 42, No. 4, p. 1280, Jul. 1996, pp. 1-15.
Choi, Young-bae, “A VLSI Architecture for High Speed and Variable Code Rate Viterbi Decoder” ICSPAT, Proceedings, pp. 1918-1922, 2000.
Reeve, J.S., “A Parallel Viterbi Decoding Algorithm”, Jul. 21, 2000.
Gross, Warren J.; Gaudet, Vincent C. and Gulak, P. Glenn, “Difference Metric Soft-Output Detection: Architecture and Implementation”, IEEE Transactions on Circuits and Systems II (Analog and Digital Signal Processing), vol. 48, No. 10, pp. 904-911, Oct. 2001, pp. 1-8.
Ranpara, Samirkumar, “A Low-Power Viterbi Decoder Design for Wireless Communications Applications”, Int. ASIC Conference, Sep. 1999, pp. 1-5.
Boo, M.; Arguello, F. ; Bruguera, J.D.; and Zapata, E.L., “High-Speed Viterbi Decoder: An Efficient Scheduling Method to Exploit the Pipelining”, IEEE Int'l. Aug. 19-21, 1996.
Chinnery, David, Nikolic, Borivoje and Keutzer, Kurt, “Achieving 550 MHz in an ASIC Methodology”, Presentation, Proceedings of the 38thDesign Automation Conference, Las Vegas, NV, pp. 420-425, Jun. 2001, PP presentation pp. 1-34 Power Point.
Winters, Jack H., “Electrical Signal Processing Techniques in Long-Haul Fiber-Optic Systems,” IEEE Transactions of Communication, vol. 38, No. 9, Sep. 1990, pp. 1439-1453, in particular pp. 1445-1446.
Bahl, L.R., et al., “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate,” IEEE Transaction on Information Theory, Mar. 1974, pp. 284-287.
Hegde Rajamohana
Janovetz Jacob
Singer Andrew
Ghebretinsae Temesghen
Intersymbol Communications, Inc.
McDonnell Boehnen & Hulbert & Berghoff LLP
Torres Juan Alberto
LandOfFree
Method and apparatus for delayed recursion decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for delayed recursion decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for delayed recursion decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3770189