Method and apparatus for decreasing thread switch latency in a m

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395677, G06F 900

Patent

active

059077026

ABSTRACT:
The method and apparatus for decreasing thread switch latency in a multithread processor stores instructions for an active thread in a primary instruction queue, and stores instructions for a dormant thread in a thread switch instruction queue. The active thread is the thread currently being processed by the multithread processor, while the dormant thread is a thread not currently being executed by the multithread processor. During execution of the active thread, instructions are dispatched from the primary instruction queue for processing. When a thread switch occurs, instructions are dispatched from the thread switch instruction queue for execution. Simultaneously, instructions stored in the thread switch instruction queue are transferred to the primary instruction queue. In this manner, the thread switch latency resulting from the amount of time to refill the primary instruction queue with instructions of the dormant thread is eliminated.

REFERENCES:
patent: 4901230 (1990-02-01), Chen et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5319782 (1994-06-01), Goldberg et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5490272 (1996-02-01), Mathis et al.
patent: 5511175 (1996-04-01), Favor et al.
patent: 5515538 (1996-05-01), Kleiman
Song, Peter; Microprocessor Report, vol. 11, No. 9, pp. 13-18, "Multithreading Comes of Age".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for decreasing thread switch latency in a m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for decreasing thread switch latency in a m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decreasing thread switch latency in a m will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-407785

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.