Method and apparatus for decreasing the cycle times of a data pr

Details Method and apparatus for decreasing the cycle times of a data pr Method and apparatus for decreasing the cycle times of a data pr

1996-07-08

1997-07-29

Harrell, Robert B.

395567, 395800, G09G 302

Patent

active

056527748

ABSTRACT:
A method and apparatus for reducing the number of cycles required to implement load instructions in a data processing system having a Central Processing Unit (CPU). The CPU includes a rename register file that can be used in whole or in part for retaining cache lines from previously executed load instructions. The rename register file is then used by subsequent instructions (e.g. load instructions) requiring the data previously loaded therein. Thus, reducing the cycles normally associated with retrieving the data from the cache for the subsequent instructions.

REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 4574349 (1986-03-01), Rechtschaffem
patent: 4811215 (1989-03-01), Smith
patent: 4888679 (1989-12-01), Fossum et al.
patent: 5390307 (1995-02-01), Yoshida
patent: 5404486 (1995-04-01), Frank et al.
patent: 5428811 (1995-06-01), Hinton et al.
patent: 5430888 (1995-07-01), Witek et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5579496 (1996-11-01), Van Steenbrugge
patent: 5590295 (1996-12-01), Deosaran et al.

Affiliated with

Also associated with

Rating

Method and apparatus for decreasing the cycle times of a data pr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for decreasing the cycle times of a data pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decreasing the cycle times of a data pr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-638148