Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2002-11-12
2004-11-09
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C702S057000, C702S085000, C702S123000, C714S733000, C714S738000, C716S030000, C716S030000, C716S030000, C716S030000, C703S023000, C324S763010, C324S765010
Reexamination Certificate
active
06816814
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to hardware verification. More particularly, the present invention relates to verifying configurable hardware.
BACKGROUND OF THE INVENTION
“Configurable hardware” or “parameterized hardware” describes hardware systems that are customized automatically at design creation time by using specified values for a set of parameters or attributes. Such hardware may also support changes at run-time depending on parameter settings. Configurable hardware systems typically provide better performance than software running on a general-purpose computer system and greater flexibility than conventional application specific integrated circuits (ASICs) without increasing circuit size and cost.
In conventional hardware systems, it is necessary to verify a system's functionality by testing the system and its components. Typically, the complexity of verifying a system's functionality increases with the number of components that make up the system. Therefore, the conventional approach is to manually verify each unit individually and then to assemble the “known good units” into a system. If hardware is hierarchically arranged, verification must be performed for each level in the hierarchy. If each individual unit has been verified before assembling the system, verifying system functionality can focus on potential problem with interactions between components rather than on each component's capabilities.
Configurable hardware systems can be verified using this type of convention hierarchical decomposition. However, because each instance of a configurable hardware system is different, each time a configuration parameter is modified, the system and its components must be manually verified. The cost of repeatedly manually verifying a system and its components often offsets the advantages of configurable hardware.
SUMMARY OF THE INVENTION
The present invention includes a method and apparatus for decomposing and verifying configurable hardware. In one embodiment, the method includes automatically decomposing a hardware system into a set of one or more units, creating a test-bench for each of the set of units, and verifying each of the set of units before verifying the hardware system design.
REFERENCES:
patent: 5801956 (1998-09-01), Kawamura et al.
patent: 2002/0091979 (2002-07-01), Cooke et al.
patent: 2002/0161568 (2002-10-01), Sample et al.
patent: 2002/0171449 (2002-11-01), Shimizu et al.
patent: 2003/0067319 (2003-04-01), Cho
ALDEC, ‘What is TCL/TK Scrpting’, , Jan. 2002, ALDEC Support, pp. 1-9.*
Thaker et al., ‘Register-Transfer Level Fault Modeling and Testing Evaluation Techniques for VLSI Circuits’, Jan. 2000, IEEE Publication, pp. 940-949.*
Lin et al., ‘A Functional Test Planning System for Validation of DSP Circuits Modeled in VHDL’, Mar. 1998, IEEE Publication, pp. 172-177.*
Evans et al,Honey I Shrunk the SOC Verification Problem, Sonics Inc., SNUG San Jose 2001, 11 pages.
Thaker et al., “Register-Transfer Level Fault Modeling and Test Evaluation Techniques for VLSI Circuits”, ITC International Test Conference, 2000 IEEE, Paper 35.3, pp. 940-949.
VSI Alliance reference, “An overview of VSIA” from http://www.vsi.org/aboutVSIA/index.htm, 2004.
Lin et al., “A Functional Test Planning System for Validation of DSP Circuits Modeled in VHDL”, 1998 International Verilog, pp. 172-177.
Ebert Jeffrey Allen
Evans Scott Carlton
Venugopalan Ravi
Blakely , Sokoloff, Taylor & Zafman LLP
Desta Elias
Hoff Marc S.
Sonics, Inc.
LandOfFree
Method and apparatus for decomposing and verifying... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for decomposing and verifying..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decomposing and verifying... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3337321