Method and apparatus for decoding and recoding of addresses

Details Method and apparatus for decoding and recoding of addresses Method and apparatus for decoding and recoding of addresses

1995-12-05

1997-03-11

Harvey, Jack B.

395412, G06F 1300

Patent

active

056110545

ABSTRACT:
A semiconductor component is described which directs transmission of data. The component comprises of a decoder device coupled to said first memory device capable of decoding an address of said data in said first format using said stored address in said first memory device. The component also comprises a translator device coupled to said second memory device capable of transmitting said address of said data in said second format corresponding to said address of said data in said first format, wherein the second format contains the same amount of information as the first format.

REFERENCES:
patent: 4481579 (1984-11-01), Kinghorn
patent: 4695948 (1987-09-01), Blevins et al.
patent: 5261073 (1993-11-01), Mann
patent: 5271098 (1993-12-01), Khan et al.
patent: 5390336 (1995-02-01), Hillis
patent: 5416499 (1995-05-01), Ohtsu

Affiliated with

Also associated with

Rating

Method and apparatus for decoding and recoding of addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for decoding and recoding of addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decoding and recoding of addresses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-451333