Method and apparatus for debugging reconfigurable emulation syst

Details Method and apparatus for debugging reconfigurable emulation syst Method and apparatus for debugging reconfigurable emulation syst

1992-09-18

1995-06-13

Voeltz, Emanuel T.

Excavating

364488, 364489, 364578, 371 222, 371 223, G06F 1560

Patent

active

054250366

ABSTRACT:
An improved electronic design automation (EDA) system employs field programmable gate arrays (FPGAs) for emulating prototype circuit designs. A circuit netlist file is down-loaded to the FPGAs to configure the FPGAs to emulate a functional representation of the prototype circuit. To check whether the circuit netlist is implemented properly, the FPGAs are tested functionally by applying input vectors thereto and comparing the resulting output of the FPGAs to output vectors provided from prior simulation. If the FPGAs fail such vector comparison, the FPGAs are debugged by inserting "read-back" trigger instructions in the input vectors, preferably corresponding to fail points in the applied vector stream. Modifying the input vectors with such read-back signals causes the internal states of latches and flip-flops in each FPGA to be captured when functional testing is repeated. Such internal state information is useful for debugging the FPGAs, and particularly convenient because no recompilation of the circuit netlist is required. A similar approach which also uses the read-back feature of FPGAs is employed to debug FPGAs coupled to a target system which appears to fail during emulation runs.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4488354 (1984-12-01), Chan et al.
patent: 4583169 (1986-04-01), Cooledge
patent: 4697241 (1987-09-01), Lavi
patent: 4706216 (1987-11-01), Carter
patent: 4744084 (1988-05-01), Beck et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4761768 (1988-08-01), Turner et al.
patent: 4849928 (1989-07-01), Hauck
patent: 4855669 (1989-08-01), Mahoney
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4901259 (1990-02-01), Watkins
patent: 4914612 (1990-04-01), Beece et al.
patent: 4935734 (1990-06-01), Austin
patent: 4937827 (1990-06-01), Beck et al.
patent: 4949341 (1990-08-01), Lopez et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5081602 (1992-01-01), Glover
patent: 5109353 (1992-04-01), Sample
patent: 5325309 (1994-06-01), Halaviati et al.
"A User Programmable Reconfigurable Logic Array," by Carter, et al.; IEEE Custom Integrated Circuits Conference, 1986.
"Benefits Of In-Circuit Re-Programmable Logic Devices," by Landry, Electro Conference, 1986.
"In-Circuit Emulation For ASIC-Based Designs," Wynn, VLSI Systems Design, pp. 38-45, Oct. 1986.
"Emulation of VLSI Devices Using LCAs," Schmitz VLSI Systems Design, pp. 54-62, May 20, 1987.
Bradly K. Fawcett, "Taking Advantage of Reconfigurable Logic," (1989) Programmable Logic Guide, pp. 17-24.
Bill Harding, "New Design Tools Revive In-Circuit Design Verification," Computer Design, Feb. 1, 1989, pp. 28, 30, 32.
Tom Manuel, et al., "Advanced Tools Tackle More Complex Chips In The New Generation of PLDs," Electronics Design and Test, May 12, 1988, pp. 111-113.
Bob Milne, "Prototype PC Board Emulates ASICs," Electronic Design, Nov. 23, 1988, pp. 149-151.
Gregory F. Pfister, "The Yorktown Simulation Engine: Introduction," 19th Design Automation Conference, (1982) IEEE, pp. 51-73.
David Shear, "Tools Help You Retain The Advantages of Using Breadboards In Gate-Array Design," Technology Update, EDN, Mar. 18, 1987, pp. 81-88.
Stephen Walters, "Computer-Aided Prototyping for ASIC-Based Systems," IEEE Design and Test of Computers, Jun. 1991, pp. 4-10.
Pardner Wynn, "Designing With Logic Cell Arrays," Electro/87 and Mini/Micro Northeast Conference Record, (1987), pp. 1-9.
Xilinx, Inc., "The Programmable Gate Array Data Book," (1988), pp. 1-2, 8-5.
Xilinx, Inc., "The Programmable Gate Array Design Handbook," First Edition, (1986) pp. 1-1-4-33, A-1-A9.

Affiliated with

Also associated with

Rating

Method and apparatus for debugging reconfigurable emulation syst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for debugging reconfigurable emulation syst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for debugging reconfigurable emulation syst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1316365