Pulse or digital communications – Receivers
Reexamination Certificate
2004-09-17
2009-02-10
Ghayour, Mohammad H (Department: 2611)
Pulse or digital communications
Receivers
C375S355000
Reexamination Certificate
active
07489739
ABSTRACT:
A method for recovering data includes oversampling an input data signal to provide sample sets, and storing a plurality of sample sets in addressable memory. The sample sets are processed, using sequential logic to make determinations of respective samples suitable for use in data recovery from corresponding sample sets. One function applied for the determination, includes taking a first mean transition position in a first group of sample sets, taking a second mean transition position in a second group of sample sets, computing a slope value for change in transition position, and making the determination based on the order of the plurality of samples, the first and second means, and the slope. The determined samples are obtained and data recovery is achieved. Sample sets can be modified according to equalization functions. Other modifications include encoding the sample sets for data compression.
REFERENCES:
patent: 3155102 (1964-11-01), Niederer, Jr et al.
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 3922491 (1975-11-01), Bjork et al.
patent: 4384354 (1983-05-01), Crawford et al.
patent: 4648133 (1987-03-01), Vilnrotter
patent: 5111208 (1992-05-01), Lopez
patent: 5122978 (1992-06-01), Merrill
patent: 5243626 (1993-09-01), Devon et al.
patent: 5436908 (1995-07-01), Fluker et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5511091 (1996-04-01), Saito
patent: 5523760 (1996-06-01), McEwan
patent: 5548146 (1996-08-01), Kuroda et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5621913 (1997-04-01), Tuttle et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5848099 (1998-12-01), Benner
patent: 5859881 (1999-01-01), Ferraiolo et al.
patent: 6047346 (2000-04-01), Lau et al.
patent: 6157740 (2000-12-01), Buerkle et al.
patent: 6163570 (2000-12-01), Olafsson
patent: 6173345 (2001-01-01), Stevens
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6282210 (2001-08-01), Rapport et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6359931 (2002-03-01), Perino et al.
patent: 6369652 (2002-04-01), Nguyen et al.
patent: 6377640 (2002-04-01), Trans
patent: 6396329 (2002-05-01), Zerbe
patent: 6421389 (2002-07-01), Jett et al.
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448815 (2002-09-01), Talbot et al.
patent: 6456221 (2002-09-01), Low et al.
patent: 6463392 (2002-10-01), Nygaard et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6484232 (2002-11-01), Olarig et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6556934 (2003-04-01), Higashide
patent: 6560716 (2003-05-01), Gasparik et al.
patent: 6606350 (2003-08-01), Dress, Jr. et al.
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6662305 (2003-12-01), Salmon et al.
patent: 6690741 (2004-02-01), Larrick, Jr. et al.
patent: 6717992 (2004-04-01), Cowie et al.
patent: 6806910 (2004-10-01), Hebbalalu et al.
patent: 6810087 (2004-10-01), Hoctor et al.
patent: 6889357 (2005-05-01), Keeth et al.
patent: 6911874 (2005-06-01), Dvorak
patent: 7142621 (2006-11-01), Vallet et al.
patent: 2001/0056332 (2001-12-01), Abrosimov et al.
patent: 2002/0009170 (2002-01-01), Schmatz
patent: 2002/0072870 (2002-06-01), Adam et al.
patent: 2002/0138224 (2002-09-01), Sessions
patent: 2002/0149824 (2002-10-01), Beaulieu et al.
patent: 2003/0026399 (2003-02-01), Carlson
patent: 2003/0055998 (2003-03-01), Saha et al.
patent: 2003/0063597 (2003-04-01), Suzuki et al.
patent: 2003/0149991 (2003-08-01), Reidhead
patent: 2003/0198212 (2003-10-01), Hoctor et al.
patent: 2003/0198308 (2003-10-01), Hoctor et al.
patent: 2004/0032354 (2004-02-01), Knobel et al.
patent: 2004/0057500 (2004-03-01), Balachandran et al.
patent: 2004/0066864 (2004-04-01), Cranford et al.
patent: 2004/0217881 (2004-11-01), Pedyash et al.
patent: 2005/0163202 (2005-07-01), Hampel et al.
patent: 02000035831 (1990-08-01), None
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Redwood Technology Brief, “High Performance Parallel Bus Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
RDRAM® Overview, “High Performance Memory Interface Solution,” Copyright 2003 Rambus, Inc., all rights reserved, 4 pages.
Lewis, Dave, “Easy-to-Use LVDS Serdes for the Serdes Neophyte,” National Semiconductor, National Edge (Sep. 2001) 5 pages, http://www.national.com
ationaledge/sep01/864.html.
Paris, Lluis et al., “WP 24.3: An 800MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL,” ISSCC Slide Supplement IEEE 1999, 352-353.
U.S. Appl. No. 10/278,478, filed Oct. 22, 2002, entitled “Timing Calibration Apparatus and Method for a Memory Device Signaling System.”
Zerbe, Jared et al., U.S. Appl. No. 09/776,550 filed Feb. 2, 2001, entitled “Method and Apparatus for Evaluating and Calibrating a Signaling System.”
Zerbe, Jared et al, U.S. Appl. No. 09/976,170 filed Oct. 21, 2001, entitled “Method and Apparatus for Evaluating and Optimizing a Signaling System.”
U.S. Appl. No. 10/278,708 filed Oct. 22, 2002, entitled “Phase Adjustment Apparatus and Method for a Memory Device Signaling System.”
U.S. Appl. No. 09/941,079 filed Aug. 28, 2001 entitled “Clock Data Recovery with Selectable Phase Control Input.”
Nakase, Yasunobu et al, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4 (Apr. 1999), 494-501.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium (Aug. 29, 1997), 1-14.
“Draft Standard for a High-Speed Memory Interface (SyncLink)”, Draft 0.99 IEEE P1596.7-199X (1996), 56 pages.
Gillingham, Peter, “SLDRAM: High-Performance, Open-Standard Memory,” IEEE (1997), 29-39.
SLDRAM Inc., “400 Mb/s/pin SLDRAM,” Draft Advance (Jul. 9, 1998), 1-69.
Rambus “Direct Rambus Short Channel Layout Guide, Version 0.95” (Aug. 2001), 40 pages.
Rambus “Direct Rambus Long Channel Design Guide” (2000), 45 pages.
Intel “How to Measure RDRAM* System Clock Jitter” Application Note AP-667 (Jun. 1999), pp. 1-15.
Chang, Kun Yung “Design of a CMOS Asymmetric Serial Link” A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University Aug. 1999, 119 pages.
Rambus, Inc. “RDRAM Direct Rambus Clock Generator”(Apr. 2002), 22 pages.
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS” Technical Report No. CSL-TR-98-775, Sponsored By Center for Integrated Systems, Sun Microsystems and LSI Logic Inc. Dec. 1998, pp. 1-182.
Widmer, A.X., et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, 440-451.
Banu, Mihai, et al., “TA 6.4: A 660Mv/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid State Circuits Conference, 1993, 102-103, 270.
Eldering, Charles A., et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, 271-279.
Chang, Ken K. Y., et al., “A 2Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, 1-9.
Hu, Timothy H., et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-• CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, 1314-1320.
Kim, Sungjoon, et al, “An 800Mbps Mul
Ghayour Mohammad H
Haynes Beffel & Wolfeld LLP
Panwalkar Vineeta S
Rambus Inc.
LandOfFree
Method and apparatus for data recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for data recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for data recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4126986