Patent
1995-12-14
1998-04-14
Beausoliel, Jr., Robert W.
39518309, G06F 1100
Patent
active
057403538
ABSTRACT:
A method and apparatus for creating a multiprocessor verification environment. A Multiprocessor Test Generator (MPTG) generates a set of test cases in a Multiprocessor Test Language (MTL) format subject to constraints and enumeration controls in a test specification. An abstract system model of the machine under test is inputted to the Multiprocessor Test Generator. The Multiprocessor Test Generator (MPTG) receives the test specification and abstract system model, accesses a system specific database and generates test cases based on the constraints in the test specification in a Multiprocessor Test Language (MTL). The Multiprocessor Test Language (MTL) test cases are inputted to a Multiprocessor Test Executive (MPX) which controls the issuance of the test cases to a cache-coherent multiprocessor system, and monitors their completion in order to verify operation of the cache-coherent multiprocessor system.
REFERENCES:
patent: 4397021 (1983-08-01), Lloyd et al.
patent: 4554636 (1985-11-01), Maggi et al.
patent: 4575792 (1986-03-01), Keely
patent: 4633466 (1986-12-01), Laws et al.
patent: 4802164 (1989-01-01), Fukouka et al.
patent: 4839895 (1989-06-01), Makita
patent: 4933941 (1990-06-01), Eckaerd et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5210757 (1993-05-01), Barlow et al.
patent: 5274797 (1993-12-01), Barlow et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5323401 (1994-06-01), Maston
patent: 5341382 (1994-08-01), Levitt
patent: 5355369 (1994-10-01), Greenbergerl et al.
patent: 5355471 (1994-10-01), Weight
patent: 5404489 (1995-04-01), Woods et al.
patent: 5406504 (1995-04-01), Denisco et al.
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5414821 (1995-05-01), Nguyen et al.
patent: 5430850 (1995-07-01), Papadopoulos et al
patent: 5434805 (1995-07-01), Iwasaki
patent: 5497458 (1996-03-01), Finch et al.
patent: 5513344 (1996-04-01), Nakamura
patent: 5524208 (1996-06-01), Finch et al.
patent: 5535223 (1996-07-01), Horstmann et al.
patent: 5542043 (1996-07-01), Cohen et al.
patent: 5557774 (1996-09-01), Shimabukuro et al.
patent: 5600787 (1997-02-01), Underwood et al.
Kreulen Jeffrey Thomas
Mandyam Sriram Srinivasan
O'Krafka Brian Walter
Raghavan Ramanathan
Salamian Shahram
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Mims Jr. David A.
Palys Joseph E.
LandOfFree
Method and apparatus for creating a multiprocessor verification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for creating a multiprocessor verification , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for creating a multiprocessor verification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-645535