Boots – shoes – and leggings
Patent
1986-09-18
1988-03-15
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900
Patent
active
047317361
ABSTRACT:
A system for interfacing a Processor to a Coprocessor using standard bus cycles. The Processor, upon encountering in its instruction stream an instruction having a particular Operation word format, will transfer a Command word following the Operation word to a particular Coprocessor designated by a Coprocessor Identity field in the Operation word. Upon decoding the Command word, the Coprocessor will respond with any of a set of response primitives which define functions which the Coprocessor requires to Processor to perform in support of the Command by the Coprocessor. The interface provides for all functions which the Coprocessor may require, including selective vectoring to appropriate exception handlers.
REFERENCES:
patent: 3871578 (1975-03-01), van de Goor et al.
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4509116 (1985-04-01), Lackey et al.
patent: 4547849 (1985-10-01), Louie et al.
Zilog, 1981 Data Book, pp. 105-112, 120-127, 397-410.
National Semiconductor, "NS16082 Memory Management Unit (MMU)", Mar. 1982.
National Semiconductor, "NS16081 Floating-Point Unit", Oct. 1982.
National Semiconductor, "NS16032S-6, NS16032S-4 High-Performance Microprocessors", Nov. 1982.
MacGregor Douglas B.
Mothersole David
Zolnowsky John
Fisher John A.
Mills John G.
Motorola Inc.
Myers Jeffrey Van
Shaw Gareth D.
LandOfFree
Method and apparatus for coordinating execution of an instructio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for coordinating execution of an instructio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for coordinating execution of an instructio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1929799