Boots – shoes – and leggings
Patent
1995-06-20
1996-06-11
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
055262783
ABSTRACT:
A method and system, in which the relative physical placement of configurable logic blocks, signal routing networks, and clock distribution trees of the FPGA implementation is preserved on the mask programmable logic cell (MPLC) substrate after the conversion process is completed. By constraining the physical placement of corresponding structures on the MPLC substrate at the network level of the MPLC implementation, the relative signal and clock delays presented during the FPGA implementation are substantially maintained in the MPLC implementation, thereby assuring functional equivalence between the FPGA and MPLC implementations.
REFERENCES:
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5189629 (1993-02-01), Kohnen
patent: 5224056 (1993-06-01), Chene et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5337255 (1994-08-01), Seidel et al.
patent: 5349248 (1994-09-01), Parlour et al.
"FPGA Conversion", by Charles H. Small, Senior Technical Editor, EDN, Jun. 4, 1992, pp. 107-116.
"FPGA Migration", AT&T Microelectronics, Jun. 1992.
"Converting to Gate Arrays", by Larry Waller, ASIC & EDA Tehnologies for System Design, May 1992, pp. 14-18.
"Synthesis speeds FPGA retargeting, design", by Steven Wolfe, Electronic Engineering Times, Apr. 27, 1992, pp. 46 & 74.
"AT&T aims to bite Xilinx with Orca FPGA", by Richard Goering, Electronic Engineering Times, Apr. 27, 1992, p. 4.
"Data Sheet for the ATT3000 Series Field-Programmable Gate Arrays", AT&T Microelectronics, Aug. 1991.
"Chortle: A Technology Mapping Program for Look-Up Table-Based Field Programmable Gate Arrays" by Francis et al, 27th ACM/IEEE Design Automation Conf., 1990, pp. 613-619.
"Socrates: A System for Automatically Synthesizing and Optimizing Combinational Logic" by Gregory et al., IEEE 23rd Design Automation Conf., 1986, pp. 79-85.
"Automatic Synthesis and Technology Mapping of Combinational Logic" by R. A. Bergamaschi, IEEE 1988, pp. 466-469.
AT&T Corp.
Trans Vincent N.
LandOfFree
Method and apparatus for converting field-programmable gate arra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for converting field-programmable gate arra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for converting field-programmable gate arra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-358501