Static information storage and retrieval – Addressing – Sync/clocking
Patent
1997-08-22
1999-12-07
Nguyen, Viet Q.
Static information storage and retrieval
Addressing
Sync/clocking
36523006, 365194, 365222, G11C 700
Patent
active
059994819
ABSTRACT:
A self refresh decoder generates a self refresh command as long as the clock enable signal transitions low within a predetermined latency period after an auto refresh command is generated. As a result, an SDRAM is able to enter the self refresh mode even though the clock enable control signal differentiating the auto refresh command from the self refresh command is excessively delayed beyond the other control signals corresponding to both the auto refresh and the self refresh commands. The self refresh decoder includes a counter that is preloaded with a latency value and decrements to a terminal count responsive to the auto refresh command to terminate the latency period. The output of the counter is decoded to provide an enable signal as long as the terminal count has not been reached. As long as the enable signal is present, the self refresh command is generated responsive to receipt of the clock enable signal.
REFERENCES:
patent: 5600605 (1997-02-01), Schaefer
patent: 5796669 (1998-08-01), Araki et al.
patent: 5870350 (1999-02-01), Bertin et al.
patent: 5901101 (1999-05-01), Suzuki et al.
Cowles Timothy B.
Wright Jeffrey P.
Zheng Hua
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Method and apparatus for controlling the operation of an integra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling the operation of an integra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling the operation of an integra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-831882