Method and apparatus for controlling the error correction within

Details Method and apparatus for controlling the error correction within Method and apparatus for controlling the error correction within

1988-03-10

1990-01-30

Atkinson, Charles E.

Excavating

G06F 1110

Patent

active

048978400

ABSTRACT:
In order to reduce the time losses that arise when reading a plurality of successive data blocks, because of the interruption of the read operation in the case of recognized data errors, all required data blocks are read in one pass and are transferred into a correspondingly enlarged buffer memory (DAT-SP). Error syndromes (ES) resulting from the recognized data errors are initially intermediately stored in allocation to the erroneous data, until a correction of the data in the data memory (DAT-SP) is possible.

REFERENCES:
patent: 4604750 (1986-08-01), Manton et al.
patent: 4617660 (1986-10-01), Sakamoto
patent: 4625273 (1986-11-01), Woffinden et al.
patent: 4672612 (1987-06-01), Shishikura et al.

Affiliated with

Also associated with

Rating

Method and apparatus for controlling the error correction within does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling the error correction within, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling the error correction within will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1928251