Method and apparatus for controlling integration time on multipl

Details Method and apparatus for controlling integration time on multipl Method and apparatus for controlling integration time on multipl

1991-10-01

1994-03-22

Sikes, William L.

Static information storage and retrieval

Addressing

Sync/clocking

307480, 3408251, 348302, H04N 314

Patent

active

052971066

ABSTRACT:
A METHOD AND APPARATUS FOR CONTROLLING INTEGRATION TIME ON MULTIPLEXING STARING ARRAYS for selecting all or any portion of each row integration scan for charging integration capacitors from a scanned staring array by providing a row ON selection clock signal, providing a signal corresponding to all or a portion of the time the row is to be connected to the capacitors, and nanding the row ON signal and the corresponding signal to select the time allotted for charging said capacitors.

REFERENCES:
patent: 3264567 (1966-08-01), Prieto
patent: 4027175 (1977-05-01), Hurst
patent: 4284953 (1981-08-01), Hepworth et al.
patent: 4553100 (1985-11-01), Nishima

Affiliated with

Also associated with

Rating

Method and apparatus for controlling integration time on multipl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling integration time on multipl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling integration time on multipl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-442403