Method and apparatus for controlling exposure of a CMOS...

Details Method and apparatus for controlling exposure of a CMOS... Method and apparatus for controlling exposure of a CMOS...

2005-02-15

2005-02-15

Vu, Ngoc-Yen (Department: 2612)

Television

Camera, system and detail

Solid-state image sensor

C348S297000, C250S208100

Reexamination Certificate

active

06856349

ABSTRACT:
A method for controlling the CMOS sensor array containing the first CMOS sensor cell, including the steps of receiving the clock signal and generating the first address; generating the reset signal to the first CMOS sensor cell based on the first address; calculating the read delay based on the first address and the offset value; and, generating the read address signal to the first CMOS sensor cell after the read delay. An apparatus for controlling a CMOS sensor array containing a first CMOS sensor cell, including a first logic circuit for receiving a clock signal and generating a first address; a second logic circuit coupled to the first logic circuit for receiving the first address and generating a reset signal to the first CMOS sensor cell based on the first address; a third logic circuit coupled to the first logic circuit for receiving the first address and calculating a read delay based on the first address and an offset value; and, a fourth logic circuit coupled to the first logic circuit for generating a read address signal to the first CMOS sensor cell after the read delay.

REFERENCES:
patent: 4322752 (1982-03-01), Bixby
patent: 4573076 (1986-02-01), Tisue et al.
patent: 4706123 (1987-11-01), Chautemps
patent: 5058190 (1991-10-01), Levitt et al.
patent: 5262871 (1993-11-01), Wilder et al.
patent: 5285286 (1994-02-01), Kannegundla
patent: 5452004 (1995-09-01), Roberts
patent: 5461425 (1995-10-01), Fowler et al.
patent: 5614740 (1997-03-01), Gardner et al.
patent: 5872596 (1999-02-01), Yanai
patent: 6118482 (2000-09-01), Clark et al.
patent: 6155488 (2000-12-01), Olmstead
patent: 6175383 (2001-01-01), Yadid-Pecht
patent: 20020089597 (2002-07-01), Pearson
patent: 20020113886 (2002-08-01), Hynecek
patent: 20020134911 (2002-09-01), Zarnowski
patent: WO 9501048 (1995-01-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for controlling exposure of a CMOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling exposure of a CMOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling exposure of a CMOS... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3497646