Method and apparatus for controlling a processor bus used by mul

Details Method and apparatus for controlling a processor bus used by mul Method and apparatus for controlling a processor bus used by mul

1993-03-15

1994-01-04

Dixon, Joseph L.

Boots, shoes, and leggings

395400, 364DIG1, 3642402, 36424231, 3642432, 364260, G06F 1200, G06F 1300, G06F 1328

Patent

active

052768520

ABSTRACT:
A CPU module has a processor, cache memory, cache controller, and system interface attached to a processor bus. The system interface is attached to a system bus shared by memory, I/O, and other CPU modules. The cache controller requests control of the processor bus from the processor, and grants control to the system interface. The system interface uses the processor bus to store fill data obtained from memory into the cache in response to a read miss. The system interface also monitors system bus traffic and forwards the addresses of cache blocks to be invalidated to the cache controller over an invalidate bus. The cache controller requests control of the processor bus during a read miss to perform invalidates and writebacks. The processor grants control to the cache controller before the read miss completes, enabling the cache controller to proceed, and then re-issues the read. A protocol between the cache controller and the system interface ensures that cache fills, invalidates, and writebacks are done in the correct order to maintain data coherency. As part of this protocol, the cache controller decides when the system interface may proceed with a fill, and grants the processor bus to the system interface accordingly.

REFERENCES:
patent: 3967247 (1976-06-01), Anderson et al.
patent: 4142234 (1979-02-01), Bean et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4802085 (1989-01-01), Levy et al.
patent: 4831520 (1989-05-01), Rubinfield et al.
patent: 4858111 (1989-08-01), Steps
patent: 4860192 (1989-08-01), Sachs et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4933845 (1990-06-01), Hayes
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 4987529 (1991-01-01), Craft et al.
patent: 5008813 (1991-04-01), Crane et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5041962 (1991-08-01), Lunsford
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5091850 (1992-02-01), Culley
patent: 5119485 (1992-06-01), Ledbetter et al.
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5157774 (1992-10-01), Culley

Affiliated with

Also associated with

Rating

Method and apparatus for controlling a processor bus used by mul does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling a processor bus used by mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling a processor bus used by mul will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-315339