Method and apparatus for contiguously addressing a memory system

Details Method and apparatus for contiguously addressing a memory system Method and apparatus for contiguously addressing a memory system

1999-07-20

2000-09-26

Nelms, David

Static information storage and retrieval

Addressing

Plural blocks or banks

36523001, G11C 800

Patent

active

061250724

ABSTRACT:
A memory system and a manner of operating the memory system are provided. The memory system includes several arrays arranged in groups of columns having a column address, and rows having a row address. Operating the system involves storing blocks of data in the arrays in a way that provides contiguous logical addresses for the blocks of data. A block of data is stored in a row of a group of columns in an array. The row address is incremented and the process repeated until a row limit is reached. Next, the process is repeated with another array until blocks of data have been stored in all rows of a corresponding group of columns in the array. The column address is incremented and the row address reset, and the process repeated until a column limit is reached.

REFERENCES:
patent: 3840863 (1974-10-01), Fuqua et al.
patent: 5361339 (1994-11-01), Kadakia et al.
patent: 5379264 (1995-01-01), Kobayashi et al.
patent: 5561777 (1996-10-01), Kao et al.
patent: 5761694 (1998-06-01), Rao
patent: 5924111 (1999-07-01), Huang et al.

Affiliated with

Also associated with

Rating

Method and apparatus for contiguously addressing a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for contiguously addressing a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for contiguously addressing a memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2105894