Method and apparatus for constructing test subsequence graphs ut

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364578, G06F 1100, G01R 3128

Patent

active

060040270

ABSTRACT:
A set of Unique Input/Output Sequence (UIO) Sets is identified for Finite State Machine (FSM) model (33) states. Each member of the Sets of UIO Sets is a UIO Set (63) which are sets of Input/Output (I/O) Sequences that each uniquely identifies FSM (33) states. FSM (33) state transitions are Edges-Under-Test (EUT). A Test Subsequence is constructed for each member of each UIO Set (63) selected for each EUT that includes the UIO Set member and the corresponding EUT. A Test Subsequence (TS) Graph (65) is constructed from the Test Subsequences by connecting Test Subsequence starting and ending states. A Verification Test Sequence for testing a Machine Under Test (14) for conformance with a FSM model (33) is constructed by touring the TS Graph (65).

REFERENCES:
patent: 4692921 (1987-09-01), Dahbura et al.
patent: 4716564 (1987-12-01), Hung et al.
patent: 4991176 (1991-02-01), Dahbura et al.
patent: 5394347 (1995-02-01), Kita et al.
patent: 5418793 (1995-05-01), Chang et al.
patent: 5426651 (1995-06-01), Van de Burgt
patent: 5430736 (1995-07-01), Takeoka et al.
Thomas H. Cormen et al., Introduction to Algorithms, 1985 MIT Press, Cambridge, Mass.
Alfred V. Aho, et al., An Optimization Technique for Protocol Conformance Test Generation . . . Protocol Specification Testing and Verification VIII, p. 75, IFIP 1988.
Anton Dahbura et al., An Optimal Test Sequence for the JTAG/IEEE P1149.1 Test Access Port Cntlr. IEEE Proceedings 1989 International Test Conference, pp. 55-62, 1989.
Xiao Sun et al., Protocol Conformance Testing by Discriminating UIO Sequences Protocol Specification Testing and Verification XI, p. 349, IFIP 1991.
Xiao Sun et al., On the Verification and Validation of Protocols with High Fault Coverage Using UIO Seq IEEE, 1992.
Kwang-Ting Cheng et al., Automatic Functional Test Generation Using the Finite State Machine Model 30th ACM/IEEE Design Automation Conference, p. 86, 1993.
Xiao Sun, Automatic Conformance Testing of Protocols Implemented in Software and Hardware Ph.D. Dissertation, Texas A&M University, Aug. 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for constructing test subsequence graphs ut does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for constructing test subsequence graphs ut, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for constructing test subsequence graphs ut will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-498925

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.