Electrical computers and digital processing systems: multicomput – Network computer configuring
Reexamination Certificate
1999-11-15
2004-06-01
Burgess, Glenton B. (Department: 2153)
Electrical computers and digital processing systems: multicomput
Network computer configuring
C709S221000, C709S222000, C709S223000, C712S015000
Reexamination Certificate
active
06745240
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to parallel processing systems, and in particular to a method and system for configuring a massively parallel processing system.
2. Description of the Related Art
Parallel processing is considered an advantageous approach for increasing processing speeds in computer systems. Parallel processing can provide powerful communications and computer systems which can handle complex problems and manipulate large databases quickly and reliably.
One example of parallel processing can be found in U.S. Pat. No. 4,412,285, issued Oct. 25, 1983, to Neches et al., incorporated by reference herein. This patent describes a system using a sorting network to intercouple multiple processors so as to distribute priority messages to all processors. Another example of parallel processing can be found in U.S. Pat. No. 5,321,813 issued Jun. 14, 1994 to McMillen et al., which reference is also hereby incorporated by reference herein.
One of the difficulties associated with parallel processing systems involves the logical configuration of such systems. Prior art parallel processing systems are typically configured with the use of five inter-dependent services for: (1) registering nodes, (2) examining local and global net states, (3) merging global parallel processing info with local info, (4) freezing the selected parallel processing configuration, and (5) selecting or dropping parallel processing nodes. On very large systems, these methods can be unreliable. Further, in some cases, use of these methods can render some of the drivers and interfaces of the massively parallel processing system unusable.
From the foregoing, it can be seen that there is a need for a simplified method for logically configuring parallel processing systems. The present invention satisfies this need.
SUMMARY OF THE INVENTION
To address the requirements described above, the present invention discloses a simplified method, apparatus, and article of manufacture for configuring a parallel processing system.
The present invention uses a voting process to logically configure the parallel processing system. Each node in the system votes for a node that it believes is the best candidate to control the configuration process. The controlling node, also called a coordinator, selects the configuration and distributes the information to all other nodes in the system. Prior art methods of configuring the parallel processing system were less reliable when applied to very large systems and did not support BLLI Bynet drivers and Bynet QBIC interfaces. This invention provides a well-structured and dependable process for configuring massively parallel processors. This invention is particularly useful in the logical configuration a parallel processing system to run the parallel database extensions of the TERADATA database.
More specifically, the method comprises the steps of selecting one of the interconnected nodes as a coordinator node, and the remaining nodes as non-coordinator nodes, the coordinator node for controlling the configuration of the parallel processing system; defining, in the coordinator node, a parallel processing system configuration having member nodes; and multicasting the parallel processing system configuration to the nodes.
The apparatus comprises a means for performing the steps described above, and the article of manufacture comprises a program storage device tangibly embodying computer instructions for performing the above method steps.
Using the steps outlined above, the foregoing invention allows a parallel processing system to be configured with fewer operations and fewer configuration services than possible in the prior art. Specifically, the number of configuration services to be reduced from five to two (one for selecting the coordinator, and the second for configuring the parallel processing system), simplifying software and hardware design, and improving maintainability and reliability as well.
REFERENCES:
patent: 3290446 (1966-12-01), Ceonzo
patent: 3317676 (1967-05-01), Ekbergh et al.
patent: 3491211 (1970-01-01), Bininda et al.
patent: 3540000 (1970-11-01), Bencher
patent: 3581286 (1971-05-01), Beausolell
patent: 3582560 (1971-06-01), Banks
patent: 3693155 (1972-09-01), Crafton et al.
patent: 3963872 (1976-06-01), Hagstrom et al.
patent: 4022982 (1977-05-01), Hemdal
patent: 4038638 (1977-07-01), Hwang
patent: 4074072 (1978-02-01), Christensen et al.
patent: 4075693 (1978-02-01), Fox et al.
patent: 4081612 (1978-03-01), Hafner
patent: 4146749 (1979-03-01), Pepping et al.
patent: 4173713 (1979-11-01), Giesken
patent: 4177514 (1979-12-01), Rupp
patent: 4201889 (1980-05-01), Lawrence et al.
patent: 4201891 (1980-05-01), Lawrence et al.
patent: 4237447 (1980-12-01), Clark
patent: 4247892 (1981-01-01), Lawrence
patent: 4251879 (1981-02-01), Clark
patent: 4307446 (1981-12-01), Barton et al.
patent: 4317193 (1982-02-01), Joel, Jr.
patent: 4344134 (1982-08-01), Barnes
patent: 4347498 (1982-08-01), Lee et al.
patent: 4412285 (1983-10-01), Neches et al.
patent: 4417244 (1983-11-01), Melas
patent: 4417245 (1983-11-01), Melas
patent: 4445171 (1984-04-01), Neches
patent: 4456987 (1984-06-01), Wirsing
patent: 4466060 (1984-08-01), Riddle
patent: 4481623 (1984-11-01), Clark
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4486877 (1984-12-01), Turner
patent: 4491945 (1985-01-01), Turner
patent: 4494185 (1985-01-01), Gunderson et al.
patent: 4518960 (1985-05-01), Clark
patent: 4523273 (1985-06-01), Adams, III et al.
patent: 4543630 (1985-09-01), Neches
patent: 4550397 (1985-10-01), Turner et al.
patent: 4561090 (1985-12-01), Turner
patent: 4577308 (1986-03-01), Larson
patent: 4621359 (1986-11-01), McMillen
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4623996 (1986-11-01), McMillen
patent: 4630258 (1986-12-01), McMillen
patent: 4630260 (1986-12-01), Toy et al.
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4638475 (1987-01-01), Koike
patent: 4651318 (1987-03-01), Luderer
patent: 4656622 (1987-04-01), Lea et al.
patent: 4661947 (1987-04-01), Lea et al.
patent: 4663620 (1987-05-01), Paul et al.
patent: 4670871 (1987-06-01), Vaidya
patent: 4679186 (1987-07-01), Lea
patent: 4695999 (1987-09-01), Lebizay
patent: 4701906 (1987-10-01), Ransom et al.
patent: 4706150 (1987-11-01), Lebizay et al.
patent: 4707781 (1987-11-01), Sullivan
patent: 4731825 (1988-03-01), Wojcinski et al.
patent: 4731878 (1988-03-01), Vaidya
patent: 4734907 (1988-03-01), Turner
patent: 4740954 (1988-04-01), Cotton
patent: 4742511 (1988-05-01), Johnson
patent: 4745593 (1988-05-01), Stewart
patent: 4761780 (1988-08-01), Bingham
patent: 4766534 (1988-08-01), DeBenedictis
patent: 4780873 (1988-10-01), Mattheyses
patent: 4782478 (1988-11-01), Day, Jr. et al.
patent: 4785446 (1988-11-01), Dias et al.
patent: 4809362 (1989-02-01), Claus et al.
patent: 4811210 (1989-03-01), McAulay
patent: 4814973 (1989-03-01), Hillis
patent: 4814979 (1989-03-01), Neches
patent: 4814980 (1989-03-01), Peterson
patent: 4817084 (1989-03-01), Arthurs et al.
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4829227 (1989-05-01), Turner
patent: 4833468 (1989-05-01), Larson et al.
patent: 4833671 (1989-05-01), Becker et al.
patent: 4845722 (1989-07-01), Kent et al.
patent: 4845736 (1989-07-01), Posner et al.
patent: 4845744 (1989-07-01), DeBenedictis
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4849751 (1989-07-01), Barber et al.
patent: 4860201 (1989-08-01), Stolfo et al.
patent: 4864558 (1989-09-01), Imagawa et al.
patent: 4866701 (1989-09-01), Giacopelli et al.
patent: 4925311 (1990-05-01), Neches et al.
patent: 4945471 (1990-07-01), Neches
patent: 4956772 (1990-09-01), Neches
patent: 4962497 (1990-10-01), Ferenc et al.
patent: 4982187 (1991-01-01), Goldstein et al.
patent: 5006978 (1991-04-01), Neches
patent: 5022025 (1991-06-01), Urushidani et al.
patent: 5031089 (1991-07-01), Liu et al.
patent: 5039980 (1991-08-01), Aggers et al.
patent: 5088091 (1992-02-01), Schroeder et al.
patent: 5119369 (1992-06-01), Tanabe et al.
patent: 5119370 (1992-06-01), Terry
patent: 5121384
Denman Robert W.
Merritt John E.
Burgess Glenton B.
Edelman Bradley
Gates & Cooper LLP
NCR Corporation
LandOfFree
Method and apparatus for configuring massively parallel systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring massively parallel systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring massively parallel systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3363466