Method and apparatus for conditionally generating a microinstruc

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395800, 364938, 3649384, 3649462, 3649466, 3649491, 3649492, 364DIG2, 3642613, 3642619, 3642618, G06F 930

Patent

active

055375600

ABSTRACT:
The present invention provides a microinstruction for conditionally selecting one of two data values based upon control states of a processor. The microinstruction is preferably utilized in an out-of-order processor, although it may be used in conventional processors, to perform state dependent operations, including but not limited to privilege or mode sensitive instruction checking, privilege or mode sensitive algorithm execution and processor state updating. This is accomplished through the issuance from microcode to an execution unit upon decoding of a state dependent instruction a conditional move operation that takes advantage of condition resolving circuitry implemented within the execution unit. The execution unit's circuitry makes available processor state information in the form of result values that can be immediately used by the microinstruction upon its execution to resolve the conditions which it specifies. Upon immediate resolution of a specified condition, one of two values (or microcode temporary registers having values therein) is selected in order to properly complete the state dependent operation or to take other appropriate action such as posting a fault.

REFERENCES:
patent: 4459666 (1984-07-01), Kruger
patent: 4675843 (1987-06-01), Vautier
patent: 4881194 (1989-11-01), Sprague et al.
patent: 5095527 (1992-03-01), Oramoto et al.
patent: 5134561 (1982-07-01), Liptay
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5353421 (1994-10-01), Emma et al.
"The Metaflow Architecture", pp. 10-13 and 63-73, by Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, and David Isaman, IEEE Micro, 1991.
Tse Yu Yeh et al; "Two-level adaptive Branch prediction"; 24th ACM/IEEE International Symposium and Workshop on Micro Architecture Nov. 1991, pp. 51-61.
Tse Yu Yeh et al; "Alternative Implementations of Two-level Adaptive Branch Prediction" Proceedings of the 19th International Symposium on Computer Architecture May 1992.
G. C. Hwang and C. M. Kyung; "New Hardware Scheme supporting precise exception handling for out of order execution"; Electronic letters 6th Jan. 1994, vol. 30, No. 1.
Junien Labrousse, Gerret A. Slavenburg; "A 50MM2 Microprocessor with a Very long Instruction Word Architecture"; IEEE International Solid State Circuit Conference, 1990. Feb. 4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for conditionally generating a microinstruc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for conditionally generating a microinstruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for conditionally generating a microinstruc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1792138

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.