Method and apparatus for concealing errors in a bit stream

Details Method and apparatus for concealing errors in a bit stream Method and apparatus for concealing errors in a bit stream

1997-08-20

2000-04-04

Chin, Tommy P.

Television

Miscellaneous

348461, 348466, 714747, H04N 764

Patent

active

060467843

ABSTRACT:
Bit streams are divided on a block-by-block basis based on information of bit numbers and a parity bit added to each bit stream is checked to generate a switching signal. Either each bit stream or a proximate bit stream for each bit stream is selected as an optimum bit stream based on the switching signal, wherein the proximate bit stream is generated based on degrees of proximity for reference bit streams spatially adjacent to each bit stream, and the optimum bit stream is decoded to generate decoded data on a block-by-block basis.

REFERENCES:
patent: 5159452 (1992-10-01), Kinoshita et al.
patent: 5309450 (1994-05-01), Kim
patent: 5442400 (1995-08-01), Sun et al.
patent: 5809041 (1998-09-01), Shikakura et al.

Affiliated with

Also associated with

Rating

Method and apparatus for concealing errors in a bit stream does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for concealing errors in a bit stream, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for concealing errors in a bit stream will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-370183