Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2001-01-19
2004-03-09
Malzahn, David H. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S319000
Reexamination Certificate
active
06704759
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to signal processing and, specifically to, digital signal compression and decompression.
BACKGROUND OF THE INVENTION
Current video and still image compression and decompression schemes contain separate functional blocks for pre-processing, post-processing, inverse/forward discrete cosine transformation (IDCT/DCT) and finite impulse response (FIR) filtering. The separate blocks are currently used in such devices as high definition television and video conference devices. The data path size for the IDCT/DCT and the FIR filter is dictated by the type of application. Applications that may use low quality images, such as video conferencing can operate with smaller data paths. Applications such as HDTV require wider data paths and results in a clear and more dense picture.
An IDCT/DCT block design using distributed arithmetic is described in an Institute of Electrical and Electronics Engineers (IEEE) paper by S. I. Uramoto, et al., “A 100-Mhz 2-D Discrete Cosine Transform Core Processor,” IEEE Journal of Solid-State Circuits, vol. 27(4), April 1992, pp.492-499. The Uramoto paper described a DCT/IDCT distributed arithmetic processor (DAP) as a processing unit connected to a transpose random access memory (RAM), with the transpose RAM connected to other DCT/IDCT processing units. The DCT/IDCT DAP accomplished the DCT/IDCT transforms via multiply accumulator operations.
Disadvantageously, when signal compression and decompression is applied to a signal via a DCT/IDCT DAP, an additional filter (usually a FIR filter) is required. The additional FIR filter results in an increase in the total component cost of an apparatus. The production cost associated with the additional hardware is also increased because of the additional assembly tasks required for inserting and configuring the FIR filter. Accordingly, there is a need in the art for a method and apparatus for reducing production and component costs of signal compression and decompression circuits.
REFERENCES:
patent: 5181183 (1993-01-01), Miyazaki
patent: 5339265 (1994-08-01), Liu et al.
patent: 5452466 (1995-09-01), Fettweis
patent: 5477478 (1995-12-01), Okamoto et al.
patent: 5500811 (1996-03-01), Corry
patent: 6184935 (2001-02-01), Iaquinto et al.
patent: 6282555 (2001-08-01), Ohara
patent: 6574648 (2003-06-01), Oohashi et al.
S.I. Uramoto, et al.; “A 100-Mhz 2-D Discrete Cosine Transform Core Processor, ” IEEE Journal of Solid-State Circuits, vol. 27 (4), Apr. 1992, pp. 492-499.
Collins Eric S.
Timko Mark
Haas Kenneth A.
Malzahn David H.
Motorola Inc.
LandOfFree
Method and apparatus for compression/decompression and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for compression/decompression and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for compression/decompression and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3271275