Method and apparatus for composing and decomposing low-skew...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S116000, C716S139000

Reexamination Certificate

active

08046729

ABSTRACT:
A logic device includes a low-skew network that feeds a subset of elements on the logic device. The low-skew network includes a selector that can select from a plurality of signal sources which includes a first signal source and a second signal source, wherein the second signal source can reach at least one element outside of the subset.

REFERENCES:
patent: 6006025 (1999-12-01), Cook et al.
patent: 6204689 (2001-03-01), Percey et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6434731 (2002-08-01), Brennan et al.
patent: 7107477 (2006-09-01), Singh et al.
patent: 7116131 (2006-10-01), Chirania et al.
patent: 2002/0011868 (2002-01-01), Cline
patent: 2007/0164785 (2007-07-01), He

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for composing and decomposing low-skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for composing and decomposing low-skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for composing and decomposing low-skew... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4262933

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.