Boots – shoes – and leggings
Patent
1993-10-06
1997-07-01
Trans, Vincent N.
Boots, shoes, and leggings
364488, 326 41, H03K 17693
Patent
active
056444974
ABSTRACT:
A universal sequential logic circuit is constructed from a rectilinear array of elementary logic "cells", with a relatively large number of logic states embodied in a relatively small array. The set of states from a state-machine description of the logic function desired to be performed is compiled into a software association of cellular array states with each state-machine state (4), and the set of transitions from the state-machine description is compiled into a software association of logical connections between cells. The cellular array performs the state-machine function under software control. The rectilinear array (1a) generally embodies one bit of cellular array state information for each row of logic cells, stored in diagonal cells of the array called "memory cells" (2). Non-diagonal cells of the array called "function cells" (3) are controlled by stored software, which controls the transfer of cellular array state information from each row to each other. Equivalence classes of state-machine states with respect to sequences of inputs are compiled, and one memory cell state is assigned to each such equivalence class. The function cells select which cellular array state follows the present one by selecting which logic state each memory cell in the array is to store next, each using a multiplexor under the control of stored memory bits.
REFERENCES:
patent: 3619583 (1971-11-01), Arnold
patent: 4293783 (1981-10-01), Patil
patent: 4574394 (1986-03-01), Holsztynski et al.
patent: 4591980 (1986-05-01), Huberman et al.
patent: 4694411 (1987-09-01), Burrows
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4814973 (1989-03-01), Hillis
patent: 4839851 (1989-06-01), Maki
patent: 4845633 (1989-07-01), Furtek
patent: 4855903 (1989-08-01), Carleton et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5070446 (1991-12-01), Salem
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5253181 (1993-10-01), Marui et al.
patent: 5317698 (1994-05-01), Chan
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5377123 (1994-12-01), Hyman
Williams, George H., "Array State Assignments in Sequential Circuit Synthesis" (Ph.D. Dissertation, Engineering, Electrical), Yale University Press, 1970.
Hyman, Edward, "Minimal Complexity Universal Cellular Arrays", Ph.D. A Dissertation, University of Southern California (Jan. 1974).
LandOfFree
Method and apparatus for compiling and implementing state-machin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for compiling and implementing state-machin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for compiling and implementing state-machin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-602575