Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2005-03-10
2010-02-23
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S035000
Reexamination Certificate
active
07669037
ABSTRACT:
Method and apparatus for communication between hardware blocks and a processor in a programmable logic device is described. A shared memory is provided along with a memory controller for controlling access to the shared memory. An interface is configured to receive auxiliary instructions from the processor, select the hardware blocks for the requested tasks in response to the auxiliary instructions, notify the hardware blocks of those tasks, and arbitrate access to the memory controller among the hardware blocks.
REFERENCES:
patent: 3918030 (1975-11-01), Walker
patent: 4862407 (1989-08-01), Fette et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5077664 (1991-12-01), Taniai et al.
patent: 5276821 (1994-01-01), Imai et al.
patent: 5392391 (1995-02-01), Caulk et al.
patent: 5442789 (1995-08-01), Baker et al.
patent: 5497501 (1996-03-01), Kohzono et al.
patent: 5778244 (1998-07-01), Putnins et al.
patent: 5990910 (1999-11-01), Laksono et al.
patent: 6055373 (2000-04-01), McElroy et al.
patent: 6340644 (2002-01-01), Becker et al.
patent: 6408382 (2002-06-01), Pechanek et al.
patent: 6631433 (2003-10-01), Paluzzi
patent: 2003/0005261 (2003-01-01), Sheaffer
patent: 2003/0009651 (2003-01-01), Najam et al.
patent: 2003/0028751 (2003-02-01), McDonald et al.
patent: 2004/0193852 (2004-09-01), Johnson
patent: 2005/0033875 (2005-02-01), Cheung et al.
patent: 2005/0177674 (2005-08-01), Ober et al.
patent: 2005/0223131 (2005-10-01), Goekjian et al.
patent: 2005/0228966 (2005-10-01), Nakamura
patent: 2005/0278502 (2005-12-01), Hundley
patent: 2008/0256521 (2008-10-01), O'Brien et al.
patent: 2009/0037911 (2009-02-01), Ahuja et al.
“Making sense of Programmable Logic,” Michael Barr; Mar. 2, 2004, http://www.oreillynet.com/Ipt/a/4658.
DeHon, Andre; Transit Note #118, Notes on Coupling Processors with Reconfigurable Logic; Mar. 1995.
Yuichi Nakamura et al.; “A Fast Hardware/Software Co-Verification Method for System-On-a-Chip by Using a C/C++ Simulator and FPGA Emulator with Shared Register Communication”; DAC 2004; Jun. 7-11, 2004; Copyright 2004; pp. 299-304.
U.S. Appl. No. 11/076,798, filed Mar. 10, 2005; Turney, Robert D. et al., Method and Apparatus for Communication Between a Processor and Hardware Blocks in a Programmable Logic Device, 33 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Schumacher, Paul et al., “A Virtual Socket Framwork For Rapid Emulation Of Video And Multimedia Designs”, Jul. 2005, pp. 1-4, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
U.S. Appl. No. 10/912,844, filed Aug. 6, 2004, Ansari, Ahmed et al., “Coprocessor Interface Controller”, 119 pages , available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Schumacher Paul R.
Vissers Kornelis Antonius
Brush Robert M.
Cartier Lois D.
Chan Eddie P
Vicary Keith
Xilinx , Inc.
LandOfFree
Method and apparatus for communication between a processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for communication between a processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for communication between a processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4221755