Method and apparatus for communicating integer and floating poin

Details Method and apparatus for communicating integer and floating poin Method and apparatus for communicating integer and floating poin

1996-12-17

1999-03-23

Kim, Kenneth S.

Boots, shoes, and leggings

36474801, 395562, 395306, 39580041, G06F 938

Patent

active

058871608

ABSTRACT:
A microprocessor synchronously executes instructions, the instructions including integer instructions for performing integer operations and floating point instructions for performing real number operations. An instruction pipeline has a plurality of successive stages for synchronously executing each of the instructions in parallel, with integer and floating point instructions being intermixed in the pipeline. Each of the plurality of successive stages simultaneously operates on a different one of the instructions. An integer unit executes the integer instructions and forms an integer result based on an integer operation performed on at least one integer operand or integer result. A floating point unit executes the floating point instructions and forms a floating point result based on one such floating point operation performed on at least one floating point operand or floating point result. A data path is shared by the integer unit and the floating point unit for communicating between the plurality of successive stages in the instruction pipeline integer operands or the integer results and the floating point operands or the floating point results.

REFERENCES:
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4851990 (1989-07-01), Johnson et al.
patent: 4901267 (1990-02-01), Birman et al.
patent: 5083263 (1992-01-01), Joy et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5109514 (1992-04-01), Garner et al.
patent: 5134693 (1992-07-01), Saini
patent: 5159680 (1992-10-01), Joy et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5193175 (1993-03-01), Cutts, Jr. et al.
patent: 5204828 (1993-04-01), Kohn
patent: 5210841 (1993-05-01), Johnson
patent: 5222240 (1993-06-01), Patel
patent: 5226166 (1993-07-01), Ishida et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5293500 (1994-03-01), Ishida et al.
patent: 5333281 (1994-07-01), Nishikawa et al.
patent: 5481751 (1996-01-01), Alpert et al.
patent: 5664136 (1997-09-01), Witt et al.
"MIPS R4200", Microprocessor Report, May 1993, pp. 6-7.
"R4200 Microprocessor", R4200 Preliminary Data Sheet, Rev. 1.4, MIPS Computers, Inc., Aug. 1994, pp. 1-37.
The SPARC Architecture Manual, Version 8, SPARC International, Inc., 1992, pp. 1-7, 9-15, 17-21 and 23-41.
Computer Architecture and Organization, Third Edition, John P. Hayes, pp. 275-284.

Affiliated with

Also associated with

Rating

Method and apparatus for communicating integer and floating poin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for communicating integer and floating poin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for communicating integer and floating poin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2135284