Pulse or digital communications – Cable systems and components
Reexamination Certificate
2007-07-24
2007-07-24
Tse, Young T. (Department: 2611)
Pulse or digital communications
Cable systems and components
C333S155000, C333S032000
Reexamination Certificate
active
09620373
ABSTRACT:
The present invention is directed toward a communications channel comprising a link level protocol, a driver, a receiver, and a canceller/equalizer. The link level protocol provides logic for DC-free signal encoding and recovery as well as supporting many features including CRC error detection and message resend to accommodate infrequent bit errors across the medium. The canceller/equalizer provides equalization for destabilized data signals and also provides simultaneous bi-directional data transfer. The receiver provides bit deskewing by removing synchronization error, or skewing, between data signals. The driver provides impedance controlling by monitoring the characteristics of the communications medium, like voltage or temperature, and providing a matching output impedance in the signal driver so that fewer distortions occur while the data travels across the communications medium.
REFERENCES:
patent: 4375051 (1983-02-01), Theall
patent: 4477713 (1984-10-01), Cook et al.
patent: 4514749 (1985-04-01), Shoji
patent: 4587445 (1986-05-01), Kanuma
patent: 4823184 (1989-04-01), Belmares-Sarabia et al.
patent: 4926066 (1990-05-01), Maini et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5295132 (1994-03-01), Hashimoto et al.
patent: 5315175 (1994-05-01), Langner
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5416606 (1995-05-01), Katayama et al.
patent: 5428806 (1995-06-01), Pocrass
patent: 5481567 (1996-01-01), Betts et al.
patent: 5490252 (1996-02-01), Macera et al.
patent: 5502733 (1996-03-01), Kishi et al.
patent: 5506953 (1996-04-01), Dao
patent: 5544203 (1996-08-01), Casasanta et al.
patent: 5603056 (1997-02-01), Totani
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5631611 (1997-05-01), Luu et al.
patent: 5657346 (1997-08-01), Lordi et al.
patent: 5682512 (1997-10-01), Tetrick
patent: 5748547 (1998-05-01), Shau
patent: 5760620 (1998-06-01), Doluca
patent: 5778308 (1998-07-01), Sroka et al.
patent: 5778429 (1998-07-01), Sukegawa et al.
patent: 5784706 (1998-07-01), Oberlin et al.
patent: 5793259 (1998-08-01), Chengson
patent: 5811997 (1998-09-01), Chengson et al.
patent: 5828833 (1998-10-01), Belville et al.
patent: 5844954 (1998-12-01), Casasanta et al.
patent: 5847592 (1998-12-01), Gleim et al.
patent: 5898729 (1999-04-01), Boezen et al.
patent: 5915104 (1999-06-01), Miller
patent: 5929717 (1999-07-01), Richardson et al.
patent: 5978953 (1999-11-01), Olarig
patent: 6005895 (1999-12-01), Perino et al.
patent: 6016553 (2000-01-01), Schneider et al.
patent: 6181912 (2001-01-01), Miller et al.
patent: 6259737 (2001-07-01), Fung et al.
patent: 6272651 (2001-08-01), Chin et al.
patent: 6310815 (2001-10-01), Yamagata et al.
patent: 6363502 (2002-03-01), Jeddeloh
patent: 6412056 (2002-06-01), Gharachorloo et al.
patent: 6463548 (2002-10-01), Bailey et al.
patent: 6487685 (2002-11-01), Fiske et al.
patent: 6573764 (2003-06-01), Taylor
patent: 6597731 (2003-07-01), Shuholm
patent: 2003008427 (2003-01-01), None
“Low Power Quad Differential Line Driver with Cut-Off”,National Semiconductor,F100K ECL 300 Series Databook and Design Guide, pp. 2-54-2-60, (1992).
“The SA27 library includes programmable delay elements DELAYMUXO and DELAYMUXN. How are these cells used?”,IBM Delaymuxn Book, pp. 1-6, (Feb. 1999).
Djordjevic, A.R., et al., “Time Domain Response of Multiconductor Transmission Lines”,Proceedings of the IEEE,75(6), 743-64, (Jun. 1987).
Im, G., et al., “Brandwidth-Efficient Digital Transmission over Unshielded Twisted-Pair Wiring”,IEEE Journal on Selected Areas in Communications,13(9), 1643-1655, (Dec. 1995).
Mooney, R., et al., “A 900 Mb/s Bidirectional Signaling Scheme”,IEEE Journal of Solid-State Circuits,30(12), 1538-1543, (Dec. 1995).
Takahashi, T., et al., “110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock”,IEEE International Solid-State Circuits Conference, 176-177, (1999).
Lattice Semiconductor Corporation,http://www.latticesemi.com,(2002),7 pgs.
“Dynamic Datapath Selection for Unpredictable Transger Starts”,IBM Technical Disclosure Bulletin,TBA-ACC-NO: NA9402589, Issue No. 2A, Cross Reference: 0018-8689-37-2A-589, (1994), 589-592.
“Dynamic Switch to Data Slow Mode on a Memory Card”,IBM Technical Disclosure Bulletin,37, NA9402637,(1994),321-322.
“Memory Card Data Fastpath”,IBM Technical Disclosure Bulletin,37, TDB-ACC-NO: NA9402637, Issue No. 2A, Cross Reference: 0018-8689-37-2A-637,(1994),637-638.
Brewer, Kevan , “Re: Memory mapped registers”, (Online): comp.arch.embedded, (May 2, 1996).
Gjessing, et al., “Performance of the RamLink Memory Achritecture”,Proceedings HICSS'94,(1994), 154-162.
Gjessing, Stein , et al., “RamLink: A High-BandwidthPoint-to-Point Memory Architecture”,Proceeding CompCon,(1992),328/331.
IEEE STD, “IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface(SCI) Signaling Technology (RAMLink)”,IEEE Std 1596.4-1996,(1996), 1-91.
Rao, A., “Memory mapped registers”, new://comp.arch.ambedded, (Apr. 27, 1996).
Arneson Michael R.
Bowman Terrance L.
Cornett Frank N.
DeRyckere John F.
Hillert Brian T.
Schwegman Lundberg Woessner & Kluth P.A.
Silicon Graphics Inc.
Tse Young T.
LandOfFree
Method and apparatus for communicating computer data from... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for communicating computer data from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for communicating computer data from... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754178