Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-12-17
2011-12-20
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C713S001000, C713S002000
Reexamination Certificate
active
08082418
ABSTRACT:
A method and apparatus for enabling usage of an accelerator device in a processor socket is herein described. A set of inter-processor messages is utilized to initialize a configuration/memory space of the accelerator device. As an example, a first set of inter-processor interrupts (IPIs) is sent to indicate a base address of a memory space and a second set of IPIs is sent to indicate a size of the memory space. Furthermore, similar methods and apparatus' are herein described for dynamic reconfiguration of an accelerator device in a processor socket.
REFERENCES:
patent: 6088795 (2000-07-01), Vorbach et al.
patent: 6496503 (2002-12-01), Pelissier
patent: 7181609 (2007-02-01), Connor
patent: 7714870 (2010-05-01), Johnson
patent: 2006/0107027 (2006-05-01), Chen
patent: 2007/0277161 (2007-11-01), Herbordt et al.
patent: 2008/0052463 (2008-02-01), Chitlur
patent: 2008/0148024 (2008-06-01), Wolrich
patent: 2009/0089468 (2009-04-01), Chitlur
patent: 2009/0089475 (2009-04-01), Chitlur
Bradford Dennis
Chitlur Nagabhushan
Rankin Linda
Stillwell, Jr. Paul M.
Caven & Aghevli LLC
Chan Eddie P
Intel Corporation
Partridge William
LandOfFree
Method and apparatus for coherent device initialization and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for coherent device initialization and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for coherent device initialization and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4303591