Method and apparatus for clamping a high-speed digital signal de

Details Method and apparatus for clamping a high-speed digital signal de Method and apparatus for clamping a high-speed digital signal de

1997-12-01

2000-07-04

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

327321, 327112, 326 23, 326 30, H03K 508

Patent

active

060844574

ABSTRACT:
A clamping circuit useful in reducing ringing on a transmission line is described. The clamping circuit includes a pair of transistors coupled between the transmission line and opposite terminals of a voltage source. An enable circuit monitors the transmission line for transitions, both low-to-high and high-to-low, and enables the transistors to be biased such that they connect the transmission line to the voltage source in the presence of ringing.

REFERENCES:
patent: 5436584 (1995-07-01), Bodas et al.
patent: 5528190 (1996-06-01), Honnigford
patent: 5561391 (1996-10-01), Wellnitz et al.

Affiliated with

Also associated with

Rating

Method and apparatus for clamping a high-speed digital signal de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for clamping a high-speed digital signal de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for clamping a high-speed digital signal de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1489938