Boots – shoes – and leggings
Patent
1990-04-23
1992-10-20
Anderson, Lawrence E.
Boots, shoes, and leggings
36493141, 3649661, 3649378, 3649338, 3647502, 364DIG2, 395800, G06F 738, G06F 9455, G06F 1516
Patent
active
051577780
ABSTRACT:
A digital data processing system including a plurality of processors processes a program in parallel to load process data into a two-dimensional matrix having a plurality of matrix entries. So that the processors will not have to synchronize loading of process data into particular locations in the matrix, the matrix has a third dimension defining a plurality of memory locations, with each series of locations along the third dimension being associated with one of the matrix entries. Each processor initially loads preliminary process data into a memory location along the third dimension. After that has been completed, each processor generates process data for an entry of the two-dimensional matrix from the preliminary process data in the locations along the third dimension related thereto. Since the processors separately load preliminary process data into different memory locations, along the third dimension, there is no conflict with accessing of memory locations among the various processors during generation of preliminary process data. Further, since the processors can separately generate process data for different matrix entries from the preliminary data, there is no conflict in accessing of the memory locations among the various processors during of the process data.
REFERENCES:
patent: T915008 (1973-10-01), Gustavson et al.
patent: 3629843 (1971-12-01), Herbert
patent: 3903399 (1975-09-01), Enns et al.
patent: 4621339 (1986-10-01), Wagner et al.
patent: 4694411 (1987-09-01), Burows
patent: 4694416 (1987-09-01), Wheeler et al.
patent: 4823258 (1989-04-01), Yamazaki
patent: 4862347 (1989-08-01), Rudy
patent: 4888682 (1989-12-01), Ngai et al.
Jacob et al., "Direct-Method Circuit Simulation Using Multiprocessors", Proceedings of the International Symposium on Circuits & Systems, May 1986, pp. 170-173.
Yamamoto et al., "Vectorized LU Decomposition Algorithms for Large Scale Circuit Simulation", IEEE Transactions on Computer Aided Design, vol. Ead-4, No. 3, pp. 232-239, Jul. 1985.
Bischoff Gabriel P.
Greenberg Steven S.
Anderson Lawrence E.
Digital Equipment Corporation
Mohamed Ayni
LandOfFree
Method and apparatus for circuit simulation using parallel proce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for circuit simulation using parallel proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for circuit simulation using parallel proce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-200111