Method and apparatus for carrying out circuit simulation

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C703S015000, C716S030000

Reexamination Certificate

active

06999911

ABSTRACT:
In a method and apparatus for carrying out circuit simulation which performs circuit simulation on a circuit to be simulated, a plurality of partial circuits to be inspected for equivalence in order to check if they exhibit equivalent operational characteristics are extracted from the circuit to be simulated, and the intensity of the influence of an external terminal of the circuit to be simulated is assessed by tracing paths linking the external terminal and given terminals of the partial circuits. Moreover, based on the configurations of the partial circuits, the connectional relationships of corresponding input terminals of the partial circuits, the operational characteristics of corresponding component elements of the partial circuits, and the intensity of the influence of the external terminal, the plurality of partial circuits are inspected for equivalence in order to detect partial circuits exhibiting equivalence. After the circuit to be simulated is compressed by integrating the partial circuits into one circuit, circuit simulation is carried out.

REFERENCES:
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 5412785 (1995-05-01), Skruhak et al.
patent: 5473546 (1995-12-01), Filseth
patent: 5809284 (1998-09-01), Fujisawa
patent: 5872953 (1999-02-01), Bailey
patent: 5909374 (1999-06-01), Matsunaga
patent: 5960188 (1999-09-01), Linke et al.
patent: 6031979 (2000-02-01), Hachiya
patent: 10-40280 (1998-02-01), None
Kuehlmann et al.; “Equivalence checking using cuts and heaps ”; IEEE Proc. 1997 Design Auto. Conf.; pp. 263-268. Jun. 1997.
Wang et al.; “Restructuring binary decision diagrams based on functional equivalence”; IEEE Design Automation; pp. 261-265. Feb. 1993.
Chakrabarti et al.; “An improved hierarchical test geneation technique for combinational circuits with reptitive sub-circuits”; IEEE Proc. Test Symp.; pp. 237-243, Nov. 1995.
Yokomizo et al.; “A new circuit recognition and reduction method for pattern based circuit simulation”; IEEE Custom Integrated Cir. Conf.; pp. 9.4/1.9-9.4/4, May 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for carrying out circuit simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for carrying out circuit simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for carrying out circuit simulation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3668054

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.