Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-12-11
2007-12-11
Richards, N. Drew (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S157000, C327S163000
Reexamination Certificate
active
11299974
ABSTRACT:
A method and apparatus for capacitance multiplication using two charge pumps. A first charge pump (206) provides a current signal (I216) that is first conducted by a resistor (310) of an RC network and then split into three current paths prior to being conducted by a capacitor of the RC network. A first current path provides current to the capacitor (306) of the RC network from node (320). A second current path multiplies the current conducted by capacitor (306) by a first current multiplication factor. A third current path provides current to a second charge pump, which multiplies the current from the first charge pump by a second current multiplication factor that has a fractional value with an inverse magnitude sign relative to the first current multiplication factor. The combination of the second and third current paths effectively multiplies the capacitance magnitude of capacitor (306).
REFERENCES:
patent: 5180993 (1993-01-01), Dent
patent: 5319320 (1994-06-01), Abe et al.
patent: 6744292 (2004-06-01), Chen et al.
patent: 6873214 (2005-03-01), Harwood
patent: 6885251 (2005-04-01), Delmot et al.
patent: 7009456 (2006-03-01), Jasa et al.
patent: 7015735 (2006-03-01), Kimura et al.
patent: 7078948 (2006-07-01), Dosho
patent: 1 414 155 (2004-04-01), None
patent: 1 471 645 (2004-10-01), None
Keliu Shu et al.; “A 2.4-GHz Monolithic Fractional-NFrequency Synthesizer with Robust Phase-Switching Prescaler and Loop Capacitance Multiplier”; Copyright 2003 IEEE; IEEE Journal of Solid-State Circuits; vol. 38, No. 6; pp. 866-874.
Sergio Solis-Bustos et al.; “A 60-dB Dynamic-Range CMOS Sixth-Order 2.4-Hz Low-Pass Filter for Medical Applications”; Copyright 2000 IEEE; IEEE Transaction on Circuits and System II, Analog and Digital Signal Processing; vol. 47; pp. 1391-1398.
Jan Craninckx et al.; “A Fully Integrated CMOS DCS-1800 Frequency Synthesizer”; Copyright 1998 IEEE; IEEE Journal of Solid-State Circuits, vol. 33, No. 12; pp. 2054-2065.
National Semiconductor; Application Note 1001; “An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLLs”; Jul. 2001; pp. 1-8.
F. M. Gardner; “Phaselock Techniques”; Second Edition; Chapter 2; Copyright 1979; published by John Wiley & Sons; New York; pp. 8-24.
Maxim A. et al., “A sub-1psrms jitter 1-5GHz 0.13 CMOS PLL Using a Passive Feedforward Loop Filter with Noisless Resistor Multiplication”, 2205 IEEE Radio Frequency Integrated Circuits Symposium, pp. 207-210, available from Crystal, 4120 Industrial Drive, Austin, TX 78730.
Larsson, Patrik, “An Offset-Cancelled CMOS Clock-Recovery/Demux with Half-Rate Linear Phas Detector for 2.5Gb/s Optical Communiction”, 2001 IEEE International Solid-State Circuits conference, 3 pages. available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. (best copy available).
Hassoun Marwan M.
Robinson Moises E.
Swartzlander, Jr. Earl E.
Nguyen Hai L.
Richards N. Drew
Wallace Michael T.
Xilinx , Inc.
LandOfFree
Method and apparatus for capacitance multiplication within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for capacitance multiplication within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for capacitance multiplication within a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3895307