Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2005-06-21
2005-06-21
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S135000, C341S136000
Reexamination Certificate
active
06909389
ABSTRACT:
A method and apparatus for calibrating an electronic circuit which required scaled matching of some or all of its electronic components with nonvolatile programmably trimmable parameter sources (current, voltage, resistance, capacitance) is carried out in a top-down (highest order bit first, lowest order bit last) fashion without an analog division step. The method and apparatus are applicable, for example, to current-steering digital-to-analog converters (DACs), voltage-controlled oscillators (VCOs), voltage-steering DACs, and the like. In each of these applications the method and apparatus is used to match successive device outputs according to a desired scale factor, proceeding top-down from large output devices to smaller output devices, thereby successively shrinking the cross-device errors which accrue during the matching process.
REFERENCES:
patent: 3958236 (1976-05-01), Kelly
patent: 4037242 (1977-07-01), Gosney
patent: 4763105 (1988-08-01), Jenq
patent: 4783783 (1988-11-01), Nagai et al.
patent: 4864215 (1989-09-01), Schouwenaars et al.
patent: 4914440 (1990-04-01), Ramet
patent: 4935702 (1990-06-01), Mead et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5068622 (1991-11-01), Mead et al.
patent: 5146106 (1992-09-01), Anderson et al.
patent: 5166562 (1992-11-01), Allen et al.
patent: 5243347 (1993-09-01), Jackson et al.
patent: 5332997 (1994-07-01), Dingwall et al.
patent: 5376935 (1994-12-01), Seligson
patent: 5627392 (1997-05-01), Diorio et al.
patent: 5666118 (1997-09-01), Gersbach
patent: 5710563 (1998-01-01), Vu et al.
patent: 5790060 (1998-08-01), Tesch
patent: 5793231 (1998-08-01), Whittaker
patent: 5825063 (1998-10-01), Diorio et al.
patent: 5825317 (1998-10-01), Anderson et al.
patent: 5841384 (1998-11-01), Herman et al.
patent: 5870044 (1999-02-01), Dell'ova et al.
patent: 5898613 (1999-04-01), Diorio et al.
patent: 5933039 (1999-08-01), Hui et al.
patent: 5939945 (1999-08-01), Thewes et al.
patent: 5952946 (1999-09-01), Kramer et al.
patent: 5955980 (1999-09-01), Hanna
patent: 6118398 (2000-09-01), Fisher et al.
patent: 6130632 (2000-10-01), Opris
patent: 6134182 (2000-10-01), Pilo et al.
patent: 6169503 (2001-01-01), Wong
patent: 6191715 (2001-02-01), Fowers
patent: 6317066 (2001-11-01), Chiang
patent: 6320788 (2001-11-01), Sansbury et al.
patent: 6583740 (2003-06-01), Schofield et al.
patent: 2001/0020861 (2001-09-01), Hirose
patent: 2001/0054920 (2001-12-01), Tsujino
patent: 2002/0089440 (2002-07-01), Kranz et al.
patent: 0 298 618 (1989-01-01), None
Diorio, et al., “Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip”; IEEE, vol. 90, No. 3; Mar. 2002; pp 345-357.
Hyde, et al.; “A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um CMOS”, Impinj, 2002 Symposium on VLSI Circuits, Honolulu HI; pp 328-331.
Yoshio, Patent Abstract of Japan, “Multiple Semiconductor Variable Capacitance Element”, Publication No.: 57188886, Publication date: Nov. 19, 1982.
Carley, L. Richard, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1569-1575, Dec. 1989.
Partial International Search for International Application No. PCT/US03/31792, date mailed Apr. 2, 2004.
Bastos, et al., “A 12-bit Intrinsic Accuracy High-Speed CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 1959-1969.
Bugeja, et al., “A Self-Trimming 14-b 100-MS/s CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1841-1852.
Bugeja, et al., “A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1719-1732.
Diorio, et al., “A Floating-Gate MOS Learning Array with Locally Computed Weight Updates” IEEE Transactions on Electron Devices, vol. 44, No. 12, Dec. 1997, pp. 1-10.
Diorio, et al., “A High-Resolution Non-Volatile Analog Memory Cell”, IEEE, 1995, pp. 2233-2236.
Tille, et al., “A 1.8-V MOSFET-Only Σ Δ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation”, IEEE, Journal of Solid-State Circuits, vol. 36, No. 7, Jul. 2001, pp. 1041-1046.
Van der Plas, et al., “A 14-bit Instrinsic AccuracyQ2Random WalkCMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1708-1718.
Vittoz, “Dynamic Analog Techniques”, Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170.
Vittoz, “Dynamic Analog Techniques”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.
Vittoz, “Continuous-Time Filters”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.
Vittoz, “Analog-Digital Conversion Techniques for Telecommunications Applications”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.
Vittoz, “Delta-Sigma Data Converters”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339.
Yoshizawa, et al., “MOSFET-Only Switched-Capacitor Circuits in Digital CMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999, pp. 734-747.
Hyde John D.
Kaplan David L.
Impinj, Inc.
Ritchie David B.
Thelen Reid & Priest LLP
Williams Howard L.
LandOfFree
Method and apparatus for calibration of an array of scaled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for calibration of an array of scaled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calibration of an array of scaled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3510938