Method and apparatus for calibrating a delay line

Details Method and apparatus for calibrating a delay line Method and apparatus for calibrating a delay line

2007-01-02

2007-01-02

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S160000

Reexamination Certificate

active

10937911

ABSTRACT:
A delay line calibration circuit and method are provided in which a programmable master delay line drives a delay clock and has a propagation delay that is a function of a delay setting. A delay counter is clocked by the delay clock and has a delay count. A reference counter is clocked by a reference clock and has a reference count. A control circuit controls the delay and reference counters, compares a representation of the delay count to a representation of the reference count and responsively generates a modified value for the delay setting to reduce a difference between the representations of delay count and the reference count.

REFERENCES:
patent: 5394444 (1995-02-01), Silvey et al.
patent: 5870002 (1999-02-01), Ghaderi et al.
patent: 6034558 (2000-03-01), Vanderschoot et al.
patent: 6084933 (2000-07-01), Kubinec
patent: 6169437 (2001-01-01), Navarro et al.
patent: 6356122 (2002-03-01), Sevalia et al.
patent: 6496043 (2002-12-01), Moss et al.
patent: 6509762 (2003-01-01), Moss et al.
patent: 6784707 (2004-08-01), Kim et al.
patent: 7019570 (2006-03-01), Starr

Affiliated with

Also associated with

Rating

Method and apparatus for calibrating a delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for calibrating a delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calibrating a delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3824297