Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate
2011-06-07
2011-06-07
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
C716S108000, C716S136000
Reexamination Certificate
active
07958466
ABSTRACT:
A method for generating a scalar quality metric value for a design solution includes reflectings one or more qualities of the design solution with respect to two or more domains in the system. Other embodiments are also disclosed.
REFERENCES:
patent: 5689651 (1997-11-01), Lozman
patent: 6625797 (2003-09-01), Edwards et al.
patent: 6708139 (2004-03-01), Rearick et al.
patent: 7123548 (2006-10-01), Uzes
patent: 7181703 (2007-02-01), Borer et al.
patent: 7191112 (2007-03-01), Demler et al.
patent: 7340696 (2008-03-01), Jadcherla
patent: 7797674 (2010-09-01), Brewton et al.
patent: 2004/0210856 (2004-10-01), Sanie et al.
patent: 2006/0080076 (2006-04-01), Lahiri et al.
patent: 2006/0242617 (2006-10-01), Bellas et al.
Altera Corporation
Cho L.
Dimyan Magid Y
Whitmore Stacy A
LandOfFree
Method and apparatus for calculating a scalar quality metric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for calculating a scalar quality metric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calculating a scalar quality metric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2709211