Boots – shoes – and leggings
Patent
1988-10-25
1992-12-29
Lee, Thomas C.
Boots, shoes, and leggings
3642283, 364240, 3642624, 3642628, 3642815, 364DIG1, G06F 900, G06F 1300
Patent
active
051758296
ABSTRACT:
A computer system having a plurality of processors sharing common memory and data bus structures and operable to perform atomic operations which comprise several instruction actions, wherein the processor performing the atomic operation prevents memory access interruptions by other processors by locking out other processors during the atomic operation. The system bus includes signal paths accommodating bus lock request and bus lock signals which are provided and received by each processor, which signals are initiated by specific bus lock and lock release instructions added to each processor instruction set.
REFERENCES:
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4245299 (1981-01-01), Woods et al.
patent: 4402046 (1983-08-01), Cox et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4574350 (1986-03-01), Starr
patent: 4847754 (1989-07-01), Obermarck et al.
VAX Architecture Handbook, .COPYRGT. 1981 Digital Equipment Corporation, pp. 24-27; 160-161; 194-195; 240-24249; 266.
Motorola MC68020 32-Bit Microprocessor User's Manual Second Edition, .COPYRGT. 1985, 1984 Motorola, Inc.; pp. B-54, B-55 and B-163.
Bahr Richard G.
Ciavaglia Stephen J.
Flahive Barry J.
Lauer Hugh
Stabler George M.
Hewlett--Packard Company
Lee Thomas C.
Mohamed Ayni
LandOfFree
Method and apparatus for bus lock during atomic computer operati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for bus lock during atomic computer operati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bus lock during atomic computer operati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1893658