Method and apparatus for bounding alignment shifts to enable at-

Details Method and apparatus for bounding alignment shifts to enable at- Method and apparatus for bounding alignment shifts to enable at-

1996-08-06

1998-05-26

Mai, Tan V.

Boots, shoes, and leggings

G06F 738

Patent

active

057576874

ABSTRACT:
Method and apparatus for bounding alignment shifts to enable at-speed denormalized result generation in an FMAC (fused multiply accumulate unit; also known as a multiply-add-fused floating-point unit, or MAF/FPU). The method and apparatus force a one into an FMAC's (leading bit anticipator) at a point which is determined to yield proper alignment of a potential denormalized result (denorm result). The precise location of the forced one is determined through a comparison of the FMAC's operand exponents. If the FMAC result is indeed a denorm, the shifter will only shift up to the position of the forced one, thereby leaving the exponent at zero and producing an FMAC result with a denormalized mantissa.

REFERENCES:
patent: 4926369 (1990-05-01), Hokenek et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 5208490 (1993-05-01), Yetter
patent: 5530663 (1996-06-01), Garcia et al.
A.D. Booth, "A Signed Binary Multiplication Technique", Quarterly Journal of Mechanics and Applied Mathematics, 4(2):236-240, (Jun. 1951).
O.L. MacSorley, "High-Speed Arithmetic in Binary Computers", Proceeding of the IRE, 49(1):67-91, (Jan. 1961).
ANSI/IEEE Standard for Binary Floating-Point Arthmetic, STD 754-1985, IEEE, New York, Aug. 12, 1985.
E.K. Hokenek and R.K. Montoye in "Leading-Zero Anticipator (LZA) in the IBM Risc System/6000 Floating-Point Execution Unit," IBM J. Res. Develop. 34, 71-77 (Jan. 1990).
R.K. Montoye, E. Hokenek, and S.L. Runyon in "Design of the IBM RISC System/6000 Floating-Point Execution Unit, " IBM J. Res. Develop. 34, 59-70 (Jan. 1990).
N. Quach and M. Flynn, "High-Speed Addition in CMOS", Stanford Technical Report.:CSL-TR-90-415, Feb. 1990.
N.T. Quach and M.J. Flynn in "Leading One Prediction-Implementation, Generalization, and Application", Stanford Tech. Rep. CSL-TR-91-463 (Mar. 1991).
M. Flynn, "Topics in Arithmetic for Digital Systems Designers" pp. 89-94, 102-105 (Preliminary Second Edition .sctn.1992).

Affiliated with

Also associated with

Rating

Method and apparatus for bounding alignment shifts to enable at- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for bounding alignment shifts to enable at-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bounding alignment shifts to enable at- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1970689